Table of Contents
Advertisement
DIDS-40Z-ZAMI3
Table 1-4.
Glossary of Terms (Cont)
Mnemonic Word
or Symbol
I/O
LF
LFD3
LSB
LWL
MEM DATA
MSB
MR
PE
R
Meaning
Input/ Output
Line Feed
Line Feed in D3
Least Significant
Bit
Last Word of
Line
Memory Data
Most Significant
Bit
Master Re set
Not Parity
Parity Error
Receive
1-18
Definition
Any device or circuit that
provides an input signal
or output load
An ASCII control code which
advances the cursor to the
first character position of
the next line
A decoded output which is
present when an LF
character is pre sent in
buffe r register D3,
Lowest order bit of a
character (bl)
A pulse that occurs during
CTS of the last character
of each line
Data line which couples
serial bit data from the
delay line to the character
entry register
Highe st order bit of a
character (b7)
A logic level that resets the
Display Terminal logic
A decoded timing output
which indicate s when the
count corre sponding to the
parity bit (bIO) has been
reached
A logic level that goes high
when a parity error is
detected during the receive
mode
During receive, R goes high
to enable the receive steering
logic.
Advertisement
Chapters
Table of Contents
