Figure
4-24
4-25
4-26
4-27
4-28
4-29
4-30
4-31
4-32
4-33
4-34
4-35
4-36
4-37
4-38
4-39
4-40
4-41
4-42
4-43
4-44
4-45
4-46
4-47
4-48
4-49
4-50
4-51
4-52
4-53
4-54
4-55
4-56
4-57
4-58
4-59
4-60
4-61
4-62
4-63
4-64
DIDS-402 -2AM13
LIST OF ILLUSTRATIONS (cont)
BB 1, BB2, BB3, SG 12, SG23 and Associated
Circuits, Logic Diagram
Diagram
Use of NULL Control Codes
Buffer Register D2, Logic Diagram
ESC and CCC Flip-Flops and Associated Circuits,
ETX D3 Decode and Associated Circuits, Logic
Diagram
Character Entry Register, Logic Diagram
Character Readout Register, Logic Diagram
Advance
Line Function, Logic Diagram
12-Count and Insert Register, Block Diagram
12 -C ount Timing Diagram
88 -C ount Circuit, Logic Diagram
Insert Function. Logic Diagram
Bit Counter, Logic Diagram
Line Counter, Logic Diagram
Line Counter, Timing Diagram
High-Speed Timing Diagram
xii
Page
4-55/4-56
4-61
4-64
4-67
4 -69/4 -7 0
4-71/4 -72
4-78
4-81/4-82
4-84
4-87/4-88
4-89/4-90
4-92
4-95
4-97/4 -98
4-103/4-104
4-107
4-109
4-111
4-113
4-115
4-118
4-119
4-121/4-122
4-123
4~125/4-126
4-128
4-130
4-132
4-134
4-137
4-138
4-138
4-139
4-140
4-140
4-141
4-142
4-143
4-145
4-146
4-147