Alinx ACU3EG User Manual page 21

Zynq ultrascale + fpga board
Hide thumbs Also See for ACU3EG:
Table of Contents

Advertisement

Clock pin assignment:
21 / 33
ZYNQ Ultrascale + FPGA Board ACU3EG User Manual
Figure 6-4: PL system clock source
Signal Name
PL_CLK0_P
PL_CLK0_N
Amazon Store: https://www.amazon.com/alinx
Pin
AE5
AF5

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ACU3EG and is the answer not in the manual?

Questions and answers

Table of Contents