Part 3: Active Differential Crystal; Part 3.1: 200Mhz Active Differential Clock - Alinx AC7200 Manual

Part 3: Active Differential Crystal

The AC7200 core board is equipped with two Sitime active differential
crystals, one is 200MHz, the model is SiT9102-200.00MHz, the system main
clock for FPGA and used to generate DDR3 control clock; the other is 125MHz,
model is SiT9102 -125MHz, reference clock input for GTP transceivers.

Part 3.1: 200Mhz Active Differential clock

G1 in Figure 3-1 is the 200M active differential crystal that provides the
development board system clock source. The crystal output is connected to the
BANK34 global clock pin MRCC (R4 and T4) of the FPGA. This 200Mhz
differential clock can be used to drive the user logic in the FPGA. Users can
configure the PLLs and DCMs inside the FPGA to generate clocks of different
frequencies.
Figure 3-1: 200Mhz Active Differential Crystal Schematic
8 / 30
ARTIX-7 SoM FPGA Core Board AC7200 User Manual
Amazon Store:
Sales Email:
https://www.amazon.com/alinx
rachel.zhou@aithtech.com