Table of Contents
Advertisement
Page 10
2 FEATURES
2.1 Technology
•
low power CMOS
•
2.7 to 5.5 volt operation
•
QFP5-100pin-S2 and QFP15-100 surface mount package
2.2 System
•
maximum 25MHz input clock (or pixel clock)
•
2-terminal crystal input for internal oscillator or direct connection to external clock source
•
maximum 16MHz, 16-bit MC68000 MPU interface
•
8-bit or 16-bit MPU/Bus interface with memory accesses controlled by a READY (or WAIT#) signal
•
option to use built-in index register or direct-mapping to access one of fifteen internal registers
•
8-bit or 16-bit SRAM data bus interface configurations
•
display memory configurations:
•
128K bytes using one 64Kx16 SRAM
•
128K bytes using two 64Kx8 SRAMs
•
64K bytes using two 32Kx8 SRAMs
•
40K bytes using one 8Kx8 and one 32Kx8 SRAM
•
32K bytes using one 32Kx8 SRAM
•
16K bytes using two 8Kx8 SRAMs
•
8K bytes using one 8Kx8 SRAM
2.3 Display Modes
•
2/4 bits-per-pixel, 4/16 level gray shade display modes
•
one 16x4 Look-Up Table provided for gray shade display modes
•
maximum 16 shades of gray
•
split screen display mode (see AUX[0Ah])
•
virtual display mode (see AUX[0Dh])
SED1352
X16-SP-001-16
Epson Research and Development
Vancouver Design Center
Hardware Functional Specification
Issue Date: 99/07/28
Advertisement
Chapters
Table of Contents
