Table of Contents
Advertisement
(c) Clear upon RESET input
As in the case with normal reset operation, a program is executed after branch to the reset vector address.
HALT instruction
RESET
signal
Operation mode
Clock
Remarks 1. f
: Main system clock oscillation frequency
X
2. Figures in parentheses apply to operation with f
Clear Source
Maskable interrupt request
Non-maskable interrupt request
RESET input
×: don't care
CHAPTER 20 STANDBY FUNCTION
Figure 20-3. HALT Mode Clear upon RESET Input
HALT mode
Oscillation
Oscillation
stop
Table 20-2. Operation after HALT Mode Clear
MK××
PR××
0
0
0
0
0
1
0
1
0
1
×
1
—
—
—
—
Preliminary User's Manual U14581EJ3V0UM00
Wait
17
(2
/f
: 15.6 ms)
X
Reset
Oscillation stabilization
period
wait status
Oscillation
= 8.38 MHz.
X
IE
ISP
×
0
Next address instruction execution
×
1
Interrupt service execution
0
1
Next address instruction execution
×
0
1
1
Interrupt service execution
×
×
HALT mode hold
×
×
Interrupt service execution
×
×
Reset processing
Operation mode
Operation
267
Advertisement
Table of Contents
