Reference Circuit Design For Earpiece Interface - Quectel Smart LTE Module Series Hardware Design

MIC _ BIAS
DMIC_CLK
DMIC_DATA
Module
Figure 27:Reference Circuit Design for Digital Microphone

3.23.2. Reference Circuit Design for Earpiece Interface

Figure 28: Reference Circuit Design for Earpiece Interface
SC650T_Hardware_Design
R2
NC
GND
L/R
R1
Digital MIC
NC
DMIC_CLK
Smart LTE Module Series
SC650T Hardware Design
VDD
NC
DMIC_DATA
C2 C3
100nF 10uF
77 / 131