Reference Circuit Design For Earpiece Interface; Reference Circuit Design For Headset Interface - Quectel SC200L Series Hardware Design

3.20.2. Reference Circuit Design for Earpiece Interface

EAR_P
EAR_N
GND
Module
Figure 26: Reference Circuit Design for Earpiece Interface

3.20.3. Reference Circuit Design for Headset Interface

HPMIC_DET
MIC_BIAS2
MIC2_P
MIC2_N
HPH_R
HPH_L
HPH_REF
HS_DET
GND
Module
Figure 27: Reference Circuit Design for Headset Interface
SC200L_Series(Dual-band Wi-Fi)_Hardware_Design
C2
33 pF
C1
100 pF
C3
33 pF
4.7 μF
1 μF
C8
C9
NM
1 μF
C7
22 μF R5
33R
C2
22 μF R6
C1 33R
R6
0R
R2 10K
R3
0R
R1
0R
R2
0R
C6
R1
1.2K
F1
F2
F3
R3
D1 D2 D3 D4
100K
Smart Module Series
D2
D1
6
1
MIC
3
R_AUDIO
5
L_AUDIO
2
GND
4
DETECT
D5
ESD
61 / 111