Table of Contents
Advertisement
Figure 4. I/O Address Map (Sheet 2 of 2)
3.4
3.5
®
Intel
NetStructure
Downloaded from
Elcodis.com
electronic components distributor
I/O Configuration
The ZT 5515 addresses up to 64 KB of I/O using a 16-bit I/O address. The ZT 5515 is populated
with many commonly used I/O peripheral devices. The I/O address location for each peripheral is
shown in
Figure 4
above.
Connectors
The ZT 5515 includes several connectors to interface to application-specific devices. Refer to
Section A.3.2, "Connectors" on page 62
TM
ZT 5515 Compute Processor Board Technical Product Specification
F0 - FFh
Coprocessor
E6 - EFh
Reserved
E1 - E5h
ZT 5515 System Registers 1-5
E0Fh
Reserved
C0 - DFh
On-board Slave DMA Controller
B4 - BFh
Reserved
B2 - B3h
APM Registers
B0 - B1h
Reserved
A0 - AFh
On-board Slave Interrupt Controller
93 - 9Fh
Reserved
92h
Fast RESET and Gate A20
90 - 91h
Reserved
81 - 8Fh
On-board DMA Page Registers
80h
Diagnostic Port
79h
Board's Watchdog Timer Register
78h
Board's System Register 0
70 - 77h
On-board Real-Time Clock
60 - 6Fh
Keyboard and System Ports
50 - 5Fh
Reserved
40 - 4Fh
On-board Timer/Counters
30 - 3Fh
Reserved
2E - 2Fh
87309 Super I/O Configuration
22 - 2Dh
Reserved
20 - 21h
On-board master Interrupt Controller
0 - 1Fh
On-board Master DMA Controller
for complete connector descriptions and pinouts.
Getting Started
25
Advertisement
Table of Contents
