Table of Contents
Advertisement
4.1.5 Interleave Bus Operation Pins
Signal Name:
Signal Description:
Signal Type:
A rising edge on this pin causes RSER and RSIG to come out of high Z state and TSER and TSIG to start
sampling on the next rising edge of RSYSCLK/TSYSCLK beginning an I/O sequence of 8 or 256 bits of
data. This pin has a 10k pull up resistor.
Signal Name:
Signal Description:
Signal Type:
An output that is set high when the last bit of the 8 or 256 IBO output sequence has occurred on RSER
and RSIG.
4.1.6 Line Interface Pins
Signal Name:
Signal Description:
Signal Type:
A 2.048 MHz (+/-50 ppm) clock source with TTL levels is applied at this pin. This clock is used
internally for both clock/data recovery and for jitter attenuation. A quartz crystal of 2.048 MHz may be
applied across MCLK and XTALD instead of the TTL level clock source.
Signal Name:
Signal Description:
Signal Type:
A quartz crystal of 2.048 MHz may be applied across MCLK and XTALD instead of a TTL level clock
source at MCLK. Leave open circuited if a TTL clock source is applied at MCLK.
Signal Name:
Signal Description:
Signal Type:
A 16.384 MHz clock that is frequency locked to the 2.048 MHz clock provided from the clock/data
recovery block (if the jitter attenuator is enabled on the receive side) or from the TCLKI pin (if the jitter
attenuator is enabled on the transmit side). Can be internally disabled via TEST2 register if not needed.
Signal Name:
Signal Description:
Signal Type:
Tie low to separate the line interface circuitry from the framer/formatter circuitry and activate the
TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins. Tie high to connect the line interface circuitry to the
framer/formatter circuitry and deactivate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins. When
LIUC is tied high, the TPOSI/TNEGI/TCLKI/ RPOSI/RNEGI/RCLKI pins should be tied low.
Signal Name:
Signal Description:
Signal Type:
Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the E1 line. See
Section 16 for details.
CI
Carry In
Input
CO
Carry Out
Output
MCLK
Master Clock Input
Input
XTALD
Quartz Crystal Driver
Output
8XCLK
Eight Times Clock
Output
LIUC
Line Interface Connect
Input
RTIP & RRING
Receive Tip and Ring
Input
23 of 117
DS21354 & DS21554
Advertisement
Table of Contents
