R-IN32M3 Series: Board design edition
11.2.1.1
Connection Example with SRAM
The following figure shows an example when this LSI chip is connected to SRAM.
R-IN32M3
Figure 11.7 Connection Example with 32-Bit SRAM (Asynchronous SRAM MEMC)
R-IN32M3
Figure 11.8
Connection Example with 16-Bit SRAM (Asynchronous SRAM MEMC)
Remark. n = 0 to 3
R18UZ0021EJ0400
Dec. 28, 2018
A2-A19
D16-D31
CSZn
RDZ
(WRZ3) / BENZ3
(WRZ2) / BENZ2
WRSTB Z
D0-D15
(WRZ1) / BENZ1
(WRZ0) / BENZ0
A1-A18
D0-D15
CSZn
RDZ
(WRZ1) / BENZ1
(WRZ0) / BENZ0
WRSTB Z
11. External MCU/Memory Interface Pins
A0-A17
I/O1-I/O16
/CS
SRAM
/OE
(256 Kwords × 16 bits)
/UB
/LB
/WE
A0-A17
I/O1-I/O16
/CS
SRAM
/OE
(256 Kwords × 16 bits)
/UB
/LB
/WE
A0-A17
I/O1-I/O16
/CS
SRAM
/OE
(256 Kwords × 16 bits)
/UB
/LB
/WE
Page 32 of 64