Rs-232 Serial Port 1 (20); Rs-232 Serial Port 2 (21) - Xilinx SP305 Spartan-3 User Manual

Table of Contents

Advertisement

SP305 Spartan-3 Development Platform User Guide
Table 2-9
Table 2-9: User and Error LED Connections

RS-232 Serial Port 1 (20)

The SP-305 board contains two male DB-9 RS-232 serial port to enable the FPGA to
communicate with serial data devices. Because the serial port #1 is wired as a host (DCE)
device, a null modem cable is normally required to connect the board to the serial port on
a PC. The serial port is designed to operate up to 115200 Bd. An interface chip is used to
shift the voltage level between FPGA and RS-232 signals.
Note:
232 signals, including hardware flow control signals, are not utilized. Flow control should be disabled
when communicating with a PC.
Table 2-10: RS232 FPGA Pin Connections

RS-232 Serial Port 2 (21)

A secondary serial interface is available on the USB chip. By using header J32 and J33 the
TX and RX can be selected between the USB debug port on the USB controller chip or the
Second FPGA UART port. The USB debug port is selected by moving the jumper on J32
and J33 to the Pin 1,2 setting. The second FPGA UART RX and TX are selected by moving
the jumper on J32 and J33 to the Pin 2,3 setting.
Because the serial port is wired as a host (DCE) device, a null modem cable is normally
required to connect the board to the serial port on a PC. The serial port is designed to
operate up to 115200 Bd. An interface chip is used to shift the voltage level between FPGA
and RS-232 signals.
Note:
232 signals, including hardware flow control signals, are not utilized. Flow control should be disabled
when communicating with a PC.
Table 2-11: RS232 FPGA Pin Connections
14
summarizes the Error LED definitions and connections
Reference
Designator
DS205
Error 1
DS206
Error 2
Because the FPGA is only connected to the TX and RX data pins on the serial port, other RS-
Label
UART_SOUT
UART_SIN
Because the FPGA is only connected to the TX and RX data pins on the serial port, other RS-
Label
UART1_SOUT
UART1_SIN
www.xilinx.com
Label/Definition
FPGA Pin
AA11
Y11
FPGA Pin
AC8
AB8
SP305 Spartan-3 Development Platform User Guide
.
Color
FPGA Pin
Red
AB11
Red
F12
Description
DB9- P3
DB9- P3
Description
DB9- P1 -- J32 bottom (2,3)
DB9- P1-- J33 bottom (2,3)
UG216 (v1.1) March 3, 2006
R

Advertisement

Table of Contents
loading

Table of Contents