Memory Device Timing Tab; Synthesis And Simulation Tab - Lattice Semiconductor MachXO2 User Manual

Lpddr sdram controller ip core
Hide thumbs Also See for MachXO2:
Table of Contents

Advertisement

Parameter Settings

Memory Device Timing Tab

Figure 3-4
shows the contents of the Memory Device Timing tab.
Figure 3-4. Memory Device Timing Options in the IPexpress Tool
The default memory timing parameters displayed in this tab are the default values of the Micron Technology
LPDDR 1Gb module. Users can adjust these parameters by selecting the Manual Adjust checkbox. It is important
that the values in this Memory Device Timing tab are adjusted to the timing parameters of the on-board memory
device that the user plans to use in their application.

Synthesis and Simulation Tab

The Synthesis and Simulation tab enables the user to select the simulation and synthesis tools to be used for gen-
erating a design.
Figure 3-5
shows the contents of the Design Tools Options and Info tab.
Figure 3-5. Synthesis and Simulation Options in the IPexpress Tool
The tab supports the following parameters:
IPUG92_01.2, October 2012
18
LPDDR SDRAM Controller User's Guide

Advertisement

Table of Contents
loading

Table of Contents