I/O Auto Training; Periodic I/O Auto Retraining; Partial Array Self Refresh; Memory Clock - Lattice Semiconductor MachXO2 User Manual

Lpddr sdram controller ip core

Hide thumbs Also See for MachXO2:

Table of Contents

Parameter Settings

I/O Auto Training

This is an on/off option and if enabled, the controller will train the I/Os automatically. Refer to

"I/O Training" on page

for more information.

This is an on/off option and if enabled, the controller will auto retrain the I/Os at the end of every refresh burst auto-

matically.

For power saving purposes, the controller has the capability to refresh a quarter, a half or full memory, if the user is

accessing only a quarter, a half or full memory, during self refresh operations.

This is an on/off option and if enabled, the controller will turn the memory clock off during self refresh, power down

and deep power down operations.

This option sets the burst length value in the mode register during initialization.

This option sets the CAS latency value in the mode register during initialization.

This option sets the burst type value in the mode register during initialization.

IPUG92_01.2, October 2012

LPDDR SDRAM Controller User's Guide

Table of Contents

Do you have a question about the MachXO2 and is the answer not in the manual?