Segger J-Link User Manual page 26

Jtag emulators for arm cores
Hide thumbs Also See for J-Link:
Table of Contents

Advertisement

26
5.333 MHz (n = 9)
4.800 MHz (n = 10)
Supports adaptive clocking.
Version 5.2
Identical to version 5.0 with the following exception:
Target interface: RESET is open drain
Version 5.3
Identical to version 5.2 with the following exception:
5V target supply current limited
5V target supply (pin 19) of Kick-Start versions of J-Link is current monitored
and limited. J-Link automatically switches off 5V supply in case of over-current to
protect both J-Link and host computer. Peak current (<= 10 ms) limit is 1A,
operating current limit is 300mA.
Version 5.4
Identical to version 5.3 with the following exception:
Supports 5V target interfaces.
Version 6.0
Identical to version 5.4 with the following exception:
Outputs can be tristated (Effectively disabling the JTAG interface)
Supports SWD interface.
SWD speed: Software implementation. 4 MHz maximum SWD speed.
J-Link supports SWV (Speed limited to 500 kHz)
Version 7.0
Identical to version 6.0 with the following exception:
Uses an additional pin to the UART unit of the target hardware for SWV support
(Speed limited to 6 MHz).
Version 8.0
Identical to version 7.0 with the following exception:
SWD support for non-3.3V targets.
J-Link / J-Trace (UM08001)
CHAPTER 1
© 2004-2011 SEGGER Microcontroller GmbH & Co. KG
Introduction

Advertisement

Table of Contents

Troubleshooting

loading
Need help?

Need help?

Do you have a question about the J-Link and is the answer not in the manual?

This manual is also suitable for:

J-trace

Table of Contents