Background Information - Segger J-Link User Manual

Jtag emulators for arm cores
Hide thumbs Also See for J-Link:
Table of Contents

Advertisement

Chapter 9

Background information

This chapter provides background information about JTAG and ARM. The ARM7 and
ARM9 architecture is based on Reduced Instruction Set Computer (RISC) principles.
The instruction set and the related decode mechanism are greatly simplified com-
pared with microprogrammed Complex Instruction Set Computer (CISC).
J-Link / J-Trace (UM08001)
© 2004-2011 SEGGER Microcontroller GmbH & Co. KG
189

Advertisement

Table of Contents

Troubleshooting

loading
Need help?

Need help?

Do you have a question about the J-Link and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

J-trace

Table of Contents