3
SPECIFICATIONS
Address
Hexadecimal
Decimal
46
70
H
47
71
H
48
72
H
49
73
H
4A
74
H
to
to
4D
77
H
4E
78
H
4F
79
H
50
80
H
51
81
H
52
82
H
53
83
H
54
84
H
55
85
H
56
86
H
57
87
H
58
88
H
59
89
H
5A
90
H
5B
91
H
5C
92
H
5D
93
H
5E
94
H
5F
95
H
60
96
H
61
97
H
62
98
H
63
99
H
64
100
H
65
101
H
66
102
H
67
103
H
68
104
H
69
105
H
6A
106
H
6B
107
H
6C
108
H
6D
109
H
6E
110
H
to
to
75
117
H
Table3.9 Buffer memory assignment of Q66AD-DG (3/5)
Description
CH5 Scaling lower limit value
CH5 Scaling upper limit value
CH6 Scaling lower limit value
CH6 Scaling upper limit value
System area
CH1 Conversion starting time setting (for 2-wire transmitter)
CH2 Conversion starting time setting (for 2-wire transmitter)
CH3 Conversion starting time setting (for 2-wire transmitter)
CH4 Conversion starting time setting (for 2-wire transmitter)
CH5 Conversion starting time setting (for 2-wire transmitter)
CH6 Conversion starting time setting (for 2-wire transmitter)
System area
CH1 Process alarm lower lower limit value
CH1 Process alarm lower upper limit value
CH1 Process alarm upper lower limit value
CH1 Process alarm upper upper limit value
CH2 Process alarm lower lower limit value
CH2 Process alarm lower upper limit value
CH2 Process alarm upper lower limit value
CH2 Process alarm upper upper limit value
CH3 Process alarm lower lower limit value
CH3 Process alarm lower upper limit value
CH3 Process alarm upper lower limit value
CH3 Process alarm upper upper limit value
CH4 Process alarm lower lower limit value
CH4 Process alarm lower upper limit value
CH4 Process alarm upper lower limit value
CH4 Process alarm upper upper limit value
CH5 Process alarm lower lower limit value
CH5 Process alarm lower upper limit value
CH5 Process alarm upper lower limit value
CH5 Process alarm upper upper limit value
CH6 Process alarm lower lower limit value
CH6 Process alarm lower upper limit value
CH6 Process alarm upper lower limit value
CH6 Process alarm upper upper limit value
System area
*1 Indicates whether reading from and writing to a sequence program are enabled.
R : Read enabled
W : Write enabled
*2 When writing data to the buffer memory, always use the interlock condition (buffer memory write
condition) of the following I/O signals.
Buffer memory writing condition
Y9
X9
Operating
Operating
Writing
condition
condition
request
setting
setting
request
completed
flag
Default
R/W
0
R/W
0
R/W
0
R/W
0
R/W
—
—
30
R/W
30
R/W
30
R/W
30
R/W
30
R/W
30
R/W
—
—
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
0
R/W
—
—
MOV
3.4 Buffer Memory
3.4.1 Buffer memory assignment
1
*1
Reference
*2
*2
Section 3.4.17
2
*2
*2
—
*2
*2
3
*2
Section 3.4.18
*2
*2
*2
—
*2
4
*2
*2
*2
*2
*2
*2
*2
*2
5
*2
*2
*2
Section 3.4.19
*2
*2
*2
*2
6
*2
*2
*2
*2
*2
*2
*2
7
*2
—
8
3
- 52