Table of Contents
Advertisement
Built-in Inputs
Item
Control
Target value comparison
method
Range comparison
Counter reset method
Pulse Input Modes
Differential Phase Mode
Phase-A
Phase-B
Count
0
Pulse + Direction Mode
Pulse
Direction
Up to 48 target values and corresponding interrupt task numbers can be regis-
tered.
Up to 8 ranges can be registered, with a separate upper limit, lower limit, and
interrupt task number for each range.
Select one of the following methods in the PLC Setup.
•Phase-Z + Software reset
The counter is reset when the phase-Z input goes ON while the Reset Bit (see
below) is ON.
•Software reset
The counter is reset when the Reset Bit (see below) goes ON.
(Set the counter reset method in the PLC Setup.)
Reset Bits: The High-speed Counter 0 Reset Bit is A53100 and the High-speed
Counter 1 Reset Bit is A53101.
Note Operation can be set to stop or continue the comparison operation when
the high-speed counter is reset. (CJ1M CPU Unit Ver. 2.0 only)
The differential phase mode uses two phase signals (phase A and phase B)
and increments/decrements the count according to the status of these two
signals.
1
2
3
4
5
6
7
8
9
10
11
Conditions for Incrementing/Decrementing the Count
Phase A
Phase B
↑
L
↑
H
↓
H
↓
L
↑
L
↑
H
↓
H
↓
L
The pulse + direction mode uses a direction signal input and pulse signal
input. The count is incremented or decremented depending on the status (ON
or OFF) of the direction signal.
0
1
2
3
4
5
Specification
12
11
10
9
8
7
6
5
4
3
2
Count value
Increment
Increment
Increment
Increment
Decrement
Decrement
Decrement
Decrement
6
7
8
7
6
Section 6-1
1
2
3
4
5
6
7
8
5
4
3
2
1
0
133
Advertisement
Table of Contents
Need help?
Do you have a question about the CJ1M-CPU21 and is the answer not in the manual?
Questions and answers