Toshiba e-STUDIO170F Service Manual page 278

Hide thumbs Also See for e-STUDIO170F:
Table of Contents

Advertisement

Pin No.
148
DSCCK
150
OBACKX
151
ODREQX
152
ODACKX
153
PM22CSX
154
INTPMX
155
IBACKX
156
IDREQX
157
IDACKX
159
PM22CK
162-169
PMID[0]-[7]
171-178
PMOD[0]-[7]
182
X32M
183-190, 192-199
SDD[0]-[15]
202
SDDQMH
203
SDCLK
204
SDCKIN
205
SDCKE
206-209, 211-213,
SDA[0]-[11]
223-227
214
SDDQML
215
SDWEX
216
SDCASX
217
SDRASX
218
SDCSX
219, 222
SDBA[0], [1]
230
PTCCK1
231
PTCCK2
232
IDTCLK
e-STUDIO170F Circuit Description
Signal name
I/O
O
O
I
O
O
I
O
I
O
O
O
I
I
I/O
O
O
I
O
O
O
O
O
O
O
O
I
I
-
DSC operation clock (16 MHz)
Operation clock for the DSC.
CODEC bus acknowledge 2 signal (Low-active)
Indicates release of the bus to the CODEC.
CODEC DMA request 2 signal (Low-active)
The CODEC makes a request for DMA transfer.
CODEC DMA acknowledge 2 signal (Low-active)
Indicates the start of DMA transfer to the CODEC.
CODEC chip select signal (Low-active)
Selects the CODEC.
CODEC interrupt signal
The CODEC requests the ASIC (Engine controller) to
perform interruption.
CODEC bus acknowledge 1 signal (Low-active)
Indicates release of the bus to the CODEC.
CODEC DMA request 1 signal (Low-active)
The CODEC makes a request for DMA transfer.
CODEC DMA acknowledge 1 signal (Low-active)
Indicates the start of DMA transfer to the CODEC.
CODEC operation clock (32 MHz)
Operation clock for the CODEC.
CODEC output data bus
Bus for data output to CODEC.
CODEC input data bus
Bus for data input from CODEC.
System clock input (32 MHz)
SDRAM data bus
Data bus for the SDRAM (IC1).
SDRAM upper data DQM signal (Low-active)
Masks the SDRAM upper data.
SDRAM operation clock (64 MHz)
SDRAM operation clock detect signal
SDRAM clock enable signal (High-active)
Enables the SDCLK signal inputted in the SDRAM.
SDRAM address bus
Address bus for the SDRAM.
SDRAM lower data DQM signal (Low-active)
Masks the SDRAM lower data.
SDRAM write signal (H: Read, L: Write)
Writes data to the SDRAM or reads data from the
SDRAM.
SDRAM CAS signal (Low-active)
CAS signal for the SDRAM.
SDRAM RAS signal (Low-active)
RAS signal for the SDRAM.
SDRAM chip select signal (Low-active)
Selects the SDRAM.
SDRAM bank address bus
Address bus for the bank memory function of the
SDRAM.
16 dots/mm clock (Facsimile-related clock)
Reference clock for printing in 16 dots/mm (406 dpi).
300/600 dpi clock (Printer-related clock)
Reference clock for printing in 300/600 dpi.
Not used
7 - 48
Function
January 2005 © TOSHIBA TEC

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents