Table of Contents
Advertisement
bit 15
TRIG
bit 14
DONE
bit 13
PRE
bit 12
OVER
bit 11
CH4
bit 10
CH3
bit 9
CH2
bit 8
CH1
Interrupt Source
Register
base + 0E
15
14
16
Read
TRIG DONE PRE OVER CH4
Interrupt Source register bits defined:
bit 15, 7
TRIG
bit 14, 6
DONE
bit 13, 5
PRE
bit 12, 4
OVER
bit 11, 3
CH4
bit 10, 2
CH3
bit 9, 1
CH2
bit 8, 0
CH1
Appendix B
**READ BITS (Interrupt Control Register)
A trigger has been received after pre-trigger acquisition is done.
Memory is full or post trigger acquisition is done.
Pre-trigger data has been acquired.
A dangerous OVERvoltage caused the channel input relay to open.
Channel 4 exceeded the set limit.
Channel 3 exceeded the set limit.
Channel 2 exceeded the set limit.
Channel 1 exceeded the set limit.
Eight events can be enabled to interrupt the digitizer. These events are listed
in the above Interrupt Control Register definition for bits 8 through 15. The
Interrupt Source Register contains the latched version (bits 8-15) and the
unlatched version (bits 0-7) of these sources. The value of a source is
latched high when the source has a low-to-high transition. The latched bits
are cleared if they are masked as an interrupt source or by reading the
register and writing back the contents. Writing a "1" to the bit clears the
latch. The non-latched state of the interrupts is available all the time. The
bit ordering of the latched bits and the unlatched bits is the same as the mask.
13
12
11
10
CH3
READ BITS (Interrupt Source Register)
A trigger has been received after pre-trigger acquisition is complete and
measurement count is not complete.
Memory is full or post trigger acquisition is complete.
Pre-trigger data has been acquired and waiting for trigger.
A dangerous OVERvoltage caused the channel input relay to open.
Channel 4 exceeded the set limit during the last sample taken.
Channel 3 exceeded the set limit during the last sample taken.
Channel 2 exceeded the set limit during the last sample taken.
Channel 1 exceeded the set limit during the last sample taken.
HP E1563A and E1564A Register-Based Programming 121
9
8
7
6
CH2
CH1
TRIG DONE PRE OVER CH4
5
4
3
2
CH3
1
0
CH2
CH1
Advertisement
Table of Contents
