Transfer To/From Top Of Stack Primitive; Transfer Single Main Processor Register Primitive - Motorola MC68020 User Manual

7.4.12 Transfer to/from Top of Stack Primitive

The transfer to/from top of stack primitive transfers an operand between the coprocessor
and the top of the active system stack of the main processor. This primitive applies to
general and conditional category instructions. Figure 7-32 shows the format of the transfer
to/from top of stack primitive.
15 14 13
CA PC DR
Figure 7-32. Transfer to/from Top of Stack Primitive Format
The transfer to/from top of stack primitive uses the CA, PC, and DR bits as described in
7.4.2 Coprocessor Response Primitive General Format. If the coprocessor issues this
primitive with CA = 0 during a conditional category instruction, the main processor initiates
protocol violation exception processing.
The length field of the primitive format specifies the length in bytes of the operand to be
transferred. The operand may be one, two, or four bytes in length; other length values
cause the main processor to initiate protocol violation exception processing.
If DR = 0, the main processor transfers the operand from the active system stack to the
operand CIR. The implied effective address mode used for the transfer is the (A7)+
addressing mode. A one-byte operand causes the stack pointer to be incremented by two
after the transfer to maintain word alignment of the stack.
If DR = 1, the main processor transfers the operand from the operand CIR to the active
system stack. The implied effective address mode used for the transfer is the –(A7)
addressing mode. A one-byte operand causes the stack pointer to be decremented by two
before the transfer to maintain word alignment of the stack.

7.4.13 Transfer Single Main Processor Register Primitive

The transfer single main processor register primitive transfers an operand between one of
the main processor's data or address registers and the coprocessor. This primitive applies
to general and conditional category instructions. Figure 7-33 shows the format of the
transfer single main processor register primitive.
15 14 13
CA PC DR
Figure 7-33. Transfer Single Main Processor Register Primitive Format
The transfer single main processor register primitive uses the CA, PC, and DR bits as
described in 7.4.2 Coprocessor Response Primitive General Format. If the
coprocessor issues this primitive with CA = 0 during a conditional category instruction, the
main processor initiates protocol violation exception processing.
MOTOROLA
12 11 10 9 8
0 1 1 1
12 11 10 9 8
0 1 1 0
M68020 USER'S MANUAL
7
0 LENGTH
7 6 5 4
0 0 0 0 0
0
3 2 0
D/A REGISTER
7- 41