Evaluate And Transfer Effective Address Primitive; Evaluate Effective Address And Transfer Data Primitive - Motorola MC68020 User Manual

Table of Contents

Advertisement

7.4.8 Evaluate and Transfer Effective Address Primitive

The evaluate and transfer effective address primitive evaluates the effective address
specified in the coprocessor instruction operation word and transfers the result to the
coprocessor. This primitive applies to general category instructions. If this primitive is
issued by the coprocessor during the execution of a conditional category instruction, the
main processor initiates protocol violation exception processing. Figure 7-28 shows the
format of the evaluate and transfer effective address primitive.
15
14
13
CA
PC
Figure 7-28. Evaluate and Transfer Effective Address Primitive Format
The evaluate and transfer effective address primitive uses the CA and PC bits as
described in 7.4.2 Coprocessor Response Primitive General Format.
When the main processor reads this primitive while executing a general category
instruction, it evaluates the effective address specified in the instruction. At this point, the
scanPC contains the address of the first of any required effective address extension
words. The main processor increments the scanPC by two after it references each of
these extension words. After the effective address is calculated, the resulting 32-bit value
is written to the operand address CIR.
The MC68020/EC020 only calculates effective addresses for control alterable addressing
modes in response to this primitive. If the addressing mode in the operation word is not a
control alterable mode, the main processor aborts the instruction by writing a $0001 to the
control CIR and initiates F-line emulation exception processing (refer to 7.5.2.2 F-Line
Emulator Exceptions).

7.4.9 Evaluate Effective Address and Transfer Data Primitive

The evaluate effective address and transfer data primitive transfers an operand between
the coprocessor and the effective address specified in the coprocessor instruction
operation word. This primitive applies to general category instructions. If the coprocessor
issues this primitive during the execution of a conditional category instruction, the main
processor initiates protocol violation exception processing. Figure 7-29 shows the format
of the evaluate effective address and transfer data primitive.
15
14
13
CA
PC
DR
This primitive uses the CA, PC, and DR bits as described in 7.4.2 Coprocessor
Response Primitive General Format.
7-36
12
11
10
9
0
0
1
0
1
12
11
10
9
1
0
VALID EA
Figure 7-29. Evaluate Effective Address and
Transfer Data Primitive Format
M68020 USER'S MANUAL
8
7
6
5
4
0
0
0
0
0
8
7
LENGTH
3
2
1
0
0
0
0
0
0
MOTOROLA

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mc68ec020

Table of Contents