Integra DTR-7.8 Service Manual page 144

QQ
3 7 63 1515 0
IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -42
Q3661:M12L64164A-7TG (64 Mbit Syncronous DRAM)
TERMINAL DESCRIPTION
P N I
CLK
CS
CKE
A0 ~ A11
A12 , A13
RAS
CAS
WE
TE
L 13942296513
L(U)DQM
DQ0 ~ DQ15
VDD / VSS
VDDQ / VSSQ
NC
www
.
http://www.xiaoyu163.com
N A M E
System Clock
Chip Select
Clock Enable
Address
Bank Select Address
Row Address Strobe
Column Address Strobe
Write Enable
Data Input / Output Mask
Data Input / Output
Power Supply / Ground
Data Output Power / Ground
No Connection
x ao u163
y
i
http://www.xiaoyu163.com
2 9
8
N I P
Active on the positive going edge to sample all inputs
Disables or enables device operation by masking or enabling all
inputs except CLK , CKE and L(U)DQM
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior new command.
Disable input buffers for power down in standby.
Row / column address are multiplexed on the same pins.
Row address : RA0~RA11, column address : CA0~CA7
Selects bank to be activated during row address latch time.
Selects bank for read / write during column address latch time.
Latches row addresses on the positive going edge of the CLK with
RAS low.
Enables row access & precharge.
Latches column address on the positive going edge of the CLK with
CAS low.
Enables column access.
Enables write operation and row precharge.
Latches data in starting from CAS , WE active.
Q Q
3 6 7 1 3 1 5
Makes data output Hi-Z, t
SHZ
Blocks data input when L(U)DQM active.
Data inputs / outputs are multiplexed on the same pins.
Power and ground for the input buffers and the core logic.
Isolated power supply and ground for the output buffers to provide
improved noise immunity.
This pin is recommended to be left No Connection on the device.
co
.
9 4 2 8
U T F U N C I T O N
0 5 8 2 9 9 4 2 8
after the clock and masks the output.
m
DTR-7.8
9 9
9 9