SCP_CS
SCP_CLK
SCP_MOSI
7-bit Address
S C P _ C S
S C P _ C L K
S C P _ M O S I
7 - b i t A d d r e s s
S C P _ M I S O
S C P _ I R Q
Notes: 1.IRQ remains low until the rising edge of the clock for the last bit of the last byte to be read from the SPI slave.
2.After going high, IRQ remains high until the CS signal is raised to end the SPI transaction. If there are more bytes to read, IRQ will fall
after CS has gone high.
Data Byte 3 (MSB)
Data Byte 2
Figure 3-17. Sample Waveform for SPI Write Functional Timing
D a t a
B y t e
3
( M S B )
D a t a
Figure 3-18. Sample Waveform for SPI Read Functional Timing
Data Byte 1
B y t e
2
D a t a
B y t e
1
Data Byte 0 (LSB)
D a t a
B y t e
0
( L S B )
Need help?
Do you have a question about the CS485 Series and is the answer not in the manual?
Questions and answers