Figure 3-14. Spi Address And Data Bytes - Cirrus Logic CS485 Series User Manual

32-bit audio dsp family
Table of Contents

Advertisement

SCP_CS
SCP_CLK
SCP_MOSI
SCP_CS
SCP_CLK
SCP_MOSI
SCP_MISO
SCP_CS
SCP_CLK
SCP_MOSI
SCP_CS
SCP_CLK
SCP_MOSI
SCP_MISO
SCP_CS
SCP_CLK
SCP_MOSI
SCP_CS
SCP_CLK
SCP_MOSI
SCP_MISO
3.3.1.1.1 SCP_BSY Behavior
The SCP_BSY signal is not part of the SPI protocol, but it is provided so that the slave can signal to the
master that it cannot receive any more data. A falling edge of the SCP_BSY signal indicates the master must
halt transmission. Once the SCP_BSY signal goes high, the suspended transaction may continue. The host
must obey the SCP_BSY pin or control data will be lost.
DS734UM7
7-bit SPI Address
R/W
7-bit SPI Address
R/W
7-bit SPI Address
R/W
7-bit SPI Address
R/W
7-bit SPI Address
R/W
7-bit SPI Address
R/W

Figure 3-14. SPI Address and Data Bytes

Copyright 2009 Cirrus Logic, Inc.
CS485xx Hardware User's Manual
Data Byte
Data Byte
Data Byte
Data Byte
Data Byte
Data Byte
SPI Port
3-16

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CS485 Series and is the answer not in the manual?

Questions and answers

Table of Contents