Orban OPTIMOD-FM 5500 Operation Manual page 266

Digital audio processor
Hide thumbs Also See for OPTIMOD-FM 5500:
Table of Contents

Advertisement

C1103
+3.3V
10UF
L1102
L1103
HZ0805G102R-10
HZ0805G102R-10
C1104
C1105
0.1UF
0.1UF
12
14
CSEL
MCK01
15
MCK02
5
FS1
+3.3V
6
33.8688M HZ
FS2
18
SCK00
36.864M HZ
19
7
SCK01
16.384M HZ
SR
2
SCK02
24.576M HZ
10
3
XT1
SCK03
11
XT2
IC1102
IC PL L 1707
+3.3V
L1101
+3.3V
R1106
R1100
100.0K
1.00K
HZ0805G102R-10
IC1101
1
6
C1111
VC
VDD
C1100
0.01UF
R1107
2
5
EN
N/C
100.0K
0.1UF
R1105
3
4
GND
OUT
150.0 OHM
FVXO- HC73B- 27MHz
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT5)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT10)
(SHT5)
(SHT2)
+3.3V
R1101
(SHT10)
4.99K
J1101
3
(SHT5)
2
(SHT12)
1
HDR 3
(SHT6)
(SHT6)
(SHT6)
C1101
Note: J1101 is f o r diagnostic
C1110
(SHT6)
purposes - jumpering J1101 pins
0.1UF
1.0UF
(SHT6)
2 and 3 together causes IC1103
(SHT6)
to re-route AOUT_DATA,
(SHT3)
DOUT1_DATA, and
(SHT5)
DOUT2_DATA so as to come
(SHT5)
directly f r om AIN_DATA, directly
(SHT4)
bypassing all DSP circuitry.
(SHT4)
(SHT2)
(SHT3)
(SHT4)
+3.3V
+3.3V
+3.3V
(SHT4,6)
R1104
R1103
R1102
JTAG PORT
100.0K
100.0K
100.0K
+3.3V
J1102
(TCK)
1
2
(TDO)
3
4
(TM S)
5
6
7
8
(TDI)
9
10
HDR 5X2
UNSHRD
6-46
TECHNICAL DATA
IC1 103
RXCKO_1
23
105
RXCKO_1
I0 (429)
I0 (3)
RX_LRCK_1
16
107
RX_LRCK_1
I0 (426)
I0 (6)
RX_BCLK_1
17
104
RX_BCLK_1
I0 (423)
I0 (9)
DIN1_DATA
25
102
DIN1_DATA
I0 (420)
I0 (12)
RXCKO_2
19
103
RXCKO_2
I0 (417)
I0 (15)
RX_LRCK_2
20
100
RX_LRCK_2
I0 (414)
I0 (18)
RX_BCLK_2
21
98
RX_BCLK_2
I0 (408)
I0 (21)
DIN2_DATA
22
101
DIN2_DATA
I0 (405)
I0 (24)
TX_M CLK_1
31
96
TX_MCLK_1
IO (402)
I0 (27)
TX_LRCK_1
24
94
TX_LRCK_1
I0 (399)
I0 (30)
TX_BCLK_1
26
93
TX_BCLK_1
I0 (396)
I0 (36)
TX_M CLK_2
27
92
TX_MCLK_2
I0 (390)
I0 (39)
TX_LRCK_2
28
97
TX_LRCK_2
I0 (387)
I0 (42)
TX_BCLK_2
35
95
TX_BCLK_2
I0 (384)
I0 (45)
30
91
I0/GCK1 (381)
I0 (48)
MISC_CS-N
142
88
MISC_CS-N
I0 (375)
I0 (57)
E1107
143
83
I0/GSR (372)
I0 (60)
DOUTSR_CS-N
4
87
DOUTSR_CS-N
I0 (366)
I0 (63)
SEL_L-N
2
86
SEL_L-N
I0/GTS3 (363)
I0 (66)
SEL_M -N
3
81
SEL_M-N
I0/GTS4 (360)
I0 (69)
SY NCM UX_CS-N
5
85
SYNCMUX_CS-N
I0/GTS1 (354)
I0 (72)
D[0..7 ]
6
82
D[0..7]
I0/GTS2 (351)
I0 (75)
D0
7
79
I0 (348)
I0 (78)
D1
9
80
I0 (345)
I0 (81)
D2
10
78
I0 (342)
I0 (84)
D3
12
77
I0 (339)
I0 (87)
D4
11
76
I0 (336)
I0 (90)
D5
13
74
I0 (333)
I0 (93)
D6
14
75
I0 (330)
I0 (99)
D7
15
71
I0 (327)
I0 (102)
39
125
I0 (321)
I0 (111)
32
117
I0/GCK2 (318)
I0 (114)
PIC_M CLK
41
124
PIC_MCLK
I0 (315)
I0 (117)
REF_M CLK
44
121
REF_MCLK
I0 (312)
I0 (120)
AIN_DATA
33
120
AIN_DATA
I0 (309)
I0 (126)
E1108
34
119
I0 (306)
I0 (129)
E1109
46
115
I0 (303)
I0 (132)
38
116
I0/GCK3 (300)
I0 (135)
24.576M HZB
40
113
24.576MHZB
I0 (297)
I0 (138)
E1110
48
112
I0 (294)
I0 (144)
E1111
43
110
I0 (291)
I0 (147)
E1112
45
111
I0 (288)
I0 (150)
49
106
I0 (282)
I0 (156)
SY NC_REF1
50
SYNC_REF1
I0 (279)
PW R_SY NC
51
PW R_SYNC
I0 (273)
IC606_SDO5_1
118
69
IC606_SDO5_1
I0 (267)
I0 (165)
IC606_SDO4_1
126
64
IC606_SDO4_1
I0 (264)
I0 (171)
IC606_SDO3_1
133
61
IC606_SDO3_1
I0 (261)
I0 (174)
IC606_SDO5_3
128
70
IC606_SDO5_3
I0 (255)
I0 (177)
IC606_SDO4_3
129
60
IC606_SDO4_3
I0 (252)
I0 (180)
IC606_SDO3_3
130
58
IC606_SDO3_3
I0 (246)
I0 (183)
AOUT_DATA
131
68
AOUT_DATA
I0 (243)
I0 (186)
DOUT1_DATA
135
57
DOUT1_DATA
I0 (240)
I0 (189)
DOUT2_DATA
132
56
DOUT2_DATA
I0 (237)
I0 (192)
COM P_DATA
134
66
COMP_DATA
I0 (234)
I0 (195)
PILOT_DATA
137
54
PILOT_DATA
I0 (231)
I0 (198)
AIN_M CLK
136
53
AIN_MCLK
I0 (228)
I0 (201)
AOUT_M CLK
138
59
AOUT_MCLK
I0 (225)
I0 (207)
16.384M HZB
139
52
16.384MHZB
I0 (222)
I0 (210)
PILOT_FCLK
140
PILOT_FCLK
I0 (219)
18
1
GND
Vccio2.5V/3.3V
29
37
GND
Vccio2.5V/3.3V
36
55
GND
Vccio2.5V/3.3V
47
73
GND
Vccio2.5V/3.3V
62
109
GND
Vccio2.5V/3.3V
72
127
GND
Vccio2.5V/3.3V
89
GND
8
90
Vccint3.3V
GND
42
99
Vccint3.3V
GND
84
108
Vccint3.3V
GND
141
114
Vccint3.3V
GND
123
GND
144
GND
67
122
TCK
TDO
65
TMS
63
TDI
XC9 5144XL -10TQ G 144C
IC606_SDO2_1
(SHT6)
IC606_SDO2_1
IC606_SDO2_3
(SHT6)
IC606_SDO2_3
IC605_SDO5_3
(SHT6)
IC605_SDO5_3
IC605_SDO4_3
(SHT6)
IC605_SDO4_3
IC605_SDO3_3
(SHT6)
IC605_SDO3_3
IC605_SDO2_3
(SHT6)
IC605_SDO2_3
IC604_SDO2_3
(SHT6)
IC604_SDO2_3
IC603_SDO2_3
(SHT6)
IC603_SDO2_3
IC602_SDO2_3
(SHT6)
IC602_SDO2_3
IC601_SDO5_3
(SHT6)
IC601_SDO5_3
IC601_SDO4_3
(SHT6)
IC601_SDO4_3
IC601_SDO3_3
(SHT6)
IC601_SDO3_3
IC601_SDO2_3
(SHT6)
IC601_SDO2_3
FSY NC
(SHT6)
FSYNC
BCLK
(SHT6)
BCLK
IC606_SDO5_0
(SHT6)
IC606_SDO5_0
IC606_SDI1_0
IC606_SDI1_0
(SHT6)
IC606_SDI2_0
(SHT6)
IC606_SDI2_0
IC606_SDI3_0
(SHT6)
IC606_SDI3_0
IC605_SDI3_0
(SHT6)
IC605_SDI3_0
IC604_SDI3_0
(SHT6)
IC604_SDI3_0
IC603_SDI3_0
IC603_SDI3_0
(SHT6)
IC602_SDI0_0
(SHT6)
IC602_SDI0_0
IC602_SDI1_0
(SHT6)
IC602_SDI1_0
IC602_SDI2_0
(SHT6)
IC602_SDI2_0
IC602_SDI3_0
(SHT6)
IC602_SDI3_0
IC601_SDI0_0
(SHT6)
IC601_SDI0_0
IC601_SDI1_0
(SHT6)
IC601_SDI1_0
IC601_SDI2_0
(SHT6)
IC601_SDI2_0
IC601_SDI3_0
(SHT6)
IC601_SDI3_0
DFS
(SHT2,3)
DFS
CKS01
(SHT3)
CKS01
DARST-N
(SHT3,4)
DARST-N
ADRST-N
(SHT2)
ADRST-N
SRCRST-N
(SHT10)
SRCRST-N
MUTE_IC306
(SHT3)
MUTE_IC306
COM P_W CLK
(SHT4,6)
COMP_W CLK
COM P_BCLK
(SHT4,6)
COMP_BCLK
OUT_FCLK
OUT_FCLK
(SHT3,4,5,6)
OUT_BCLK
(SHT3,4,5,6)
OUT_BCLK
IN_FCLK
(SHT2,5,6)
IN_FCLK
IN_BCLK
(SHT2,5,6)
IN_BCLK
EXTAL
(SHT7)
EXTAL
DSP_RST-N
(SHT10)
DSP_RST-N
START
(SHT10)
START
IRQB-N
(SHT7)
IRQB-N
MUTE_IC401
(SHT4)
MUTE_IC401
IC601_SDI0_1
(SHT6)
IC601_SDI0_1
SY NC_REFPIC
+3.3V
(SHT10)
SYNC_REFPIC
IC601_SDI0_2
(SHT6)
IC601_SDI0_2
E1113
E1114
E1115
R1108
4.99K
PILOT_BCLK
1%
(SHT4)
PILOT_BCLK
+3.3V
+3.3V
R1109
0 OHM
(5500 NO-STUFF)
C1115
C1114
C1113
C1112
0.01UF
0.01UF
0.01UF
0.01UF
+3.3V
+3.3V
+3.3V
+3.3V
+3.3V
C1109
C1108
C1107
C1106
C1102
0.1UF
0.1UF
0.1UF
0.1UF
1.0UF
ORBAN MODEL 5500
PHASE COMPARATOR
+3.3V
IC1104
3
2
COMP IN
PC1 OUT
14
SIG IN
15
PC3 OUT
6
C1A
7
13
C1B
PC2 OUT
11
1
R1
PCP OUT
12
R2
4
VCO OUT
9
VCO IN
5
10
INH
DEM OUT
74HC4046AM
5500 I/O BOARD:
Clock Generation and CPLD
62370.000.02.1
(sheet 11)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents