Intel Arria 10 User Manual page 83

Soc development kit
Hide thumbs Also See for Arria 10:
Table of Contents

Advertisement

5. Board Components
683227 | 2023.07.12
BANK Pin Number
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3G
3F
3F
3F
3F
3F
3F
3F
3F
3F
3F
3F
3F
3F
3F
3F
Send Feedback
Arrow.com.
Downloaded from
Schematic Signal Name
F9
FALAP17
K8
FPGA_RCLK_3Gn
J8
FPGA_RCLK_3Gp
G6
FALAN19
G5
FALAP19
H7
FALAN18
G7
FALAP18
J6
FAHAN23
H6
FAHAP23
L10
FAHAN20
K10
FAHAP20
K11
FAHAN13
J11
FAHAP13
N13
FALAN12
M12
FALAP12
N11
FAHAN21
M10
FAHAP21
J10
FALAN14
J9
FALAP14
N12
FAHAN18
M11
FAHAP18
G4
FALAN22
F4
FALAP22
D1
FALAN23
C1
FALAP23
E2
FALAN24
E1
FALAP24
F3
FALAN25
E3
FALAP25
G2
FALAN26
F2
FALAP26
H2
FALAN27
G1
FALAP27
J5
FAHBN0
J4
FAHBP0
J1
FAHBN1
DDR3 Interface (optional)
A8 of DDR3 Address line
A7 of DDR3 Address line
A6 of DDR3 Address line
A5 of DDR3 Address line
A4 of DDR3 Address line
A3 of DDR3 Address line
A2 ofDDR3 Address line
A1 of DDR3 Address line
A0 of DDR3 Address line
No use
No use
DDR3 interface clock
DDR3 interface clock
DDR3 ClKe1
DDR3 CKe0
DDR3 ODT1
DDR3 ODT0
DDR3 CSn1
DDR3 CSn0
DDR3 Resetn
DDR3 Wen
DDR3 DQ4
DDR3 DM0
DDR3 DQ5
DDR3 DQ6
DDR3 DQ1
DDR3 DQ0
DDR3 DQS 0n
DDR3 DQS 0p
DDR3 DQ2
DDR3 DQ3
DDR3 DQ7
DDR3 DQ9
DDR3 DQ8
DDR3 DQ11
®
Intel
Arria
DDR4 Interface (optional)
A8 of DDR4 Address line
A7 of DDR4 Address line
A6 of DDR4 Address line
A5 of DDR4 Address line
A4 of DDR4 Address line
A3 of DDR4 Address line
A2 ofDDR4 Address line
A1 of DDR4 Address line
A0 of DDR4 Address line
DDR4 PAR
CSN1 of DDR4 control line
DDR4 interface clock
DDR4 interface clock
DDR4 CKe1
DDR4 CKe0
DDR4 ODT1
DDR4 ODT0
DDR4 ACTn
DDR4 CSn0
DDR4 Resetn
DDR4 BG1
DDR4 DQ4
DDR4 LDM_n0
DDR4 DQ5
DDR4 DQ6
DDR4 DQ1
DDR4 DQ0
DDR4 DQSL_n0
DDR4 DQSL_p0
DDR4 DQ2
DDR4 DQ3
DDR4 DQ7
DDR4 DQ9
DDR4 DQ8
DDR4 DQ11
continued...
®
10 SoC Development Kit User Guide
83

Advertisement

Table of Contents
loading

Table of Contents