External Port - Analog Devices Lite ADSP-21375 EZ-KIT System Manual

Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com.
Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from
The pin of the processor connects to a 16.384 MHz oscillator. The
CLKIN
core frequency of the processor is derived by multiplying the frequency at
the pin by a value determined by the state of processor pins
CLKIN
and . The value at these pins is determined by the state of the
CLKCFG0
switch (see "Boot Mode and Clock Ratio Select Switch (SW2)" on
page 2-10). By default, the EZ-KIT Lite provides a core frequency of
262.144 MHz. It is possible to change the speed of the processor by
changing the value of the
The switch also configures the boot mode of the processor. The
SW2
EZ-KIT Lite is capable of EPROM/flash boot and SPI boot. By default,
the EZ-KIT Lite boots from flash memory. For details, see
and Clock Ratio Select Switch (SW2)" on page

There is no S/PDIF interface on the ADSP-21375 processor. The
schematics show unpopulated S/PDIF components which were
used when populating with the ADSP-21371 processor.

External Port

The external port of the ADSP-21375 processor consists of a 24-bit
address bus, 16-bit data memory bus, and control lines. The control lines
are used to select, read, and write to external memory devices.
The external port connects to an 8-bit parallel flash memory and a 16-bit
SDRAM memory. See
mation about accessing flash and SDRAM memories.
All of the external port signals are available externally via the expansion
interface connectors (
"ADSP-21375 EZ-KIT Lite Schematic" on page
ADSP-21375 EZ-KIT Lite Evaluation System Manual
ADSP-21375 EZ-KIT Lite Hardware Reference
register.
PMCTL
"External Memory" on page 1-12
). The pinout of the connectors can be found in
J1—3
CLKCFG1
SW2
"Boot Mode
2-10.
for more infor-
B-1.
2-3