Control Register And Port Function Configuration Of This Ic; P0 Port Group - Epson S1C17W12 Technical Manual

Cmos 16-bit single chip microcontroller
Table of Contents

Advertisement

6 I/O PORTS (PPORT)

6.7 Control Register and Port Function Configuration of this IC

This section shows the PPORT control register/bit configuration in this IC and the list of peripheral I/O functions
selectable for each port.

6.7.1 P0 Port Group

The P0 port group supports the GPIO and interrupt functions.
Note: The P07 port does not exist in the S1C17W13 TQFP12-48PIN package.
Register name
Bit
P0DAT
15–8 P0OUT[7:0]
(P0 Port Data
7–0 P0IN[7:0]
Register)
P0IOEN
15–8 P0IEN[7:0]
(P0 Port Enable
7–0 P0OEN[7:0]
Register)
P0RCTL
15–8 P0PDPU[7:0]
(P0 Port Pull-up/
7–0 P0REN[7:0]
down Control Regis-
ter)
P0INTF
15–8 –
(P0 Port Interrupt
7–0 P0IF[7:0]
Flag Register)
P0INTCTL
15–8 P0EDGE[7:0]
(P0 Port Interrupt
7–0 P0IE[7:0]
Control Register)
P0CHATEN
15–8 –
(P0 Port Chattering
Filter Enable
7–0 P0CHATEN[7:0]
Register)
P0MODSEL
15–8 –
(P0 Port Mode Select
7–0 P0SEL[7:0]
Register)
P0FNCSEL
15–14 P07MUX[1:0]
(P0 Port Function
13–12 P06MUX[1:0]
Select Register)
11–10 P05MUX[1:0]
9–8 P04MUX[1:0]
7–6 P03MUX[1:0]
5–4 P02MUX[1:0]
3–2 P01MUX[1:0]
1–0 P00MUX[1:0]
P0SELy = 0
Port
name
GPIO
Peripheral
P00
P00
REMC2
P01
P01
REMC2
P02
P02
SNDA
P03
P03
SNDA
P04
P04
RFC Ch.0
P05
P05
RFC Ch.0
P06
P06
RFC Ch.0
P07
P07
RFC Ch.0
*1: Refer to the "Universal Port Multiplexer" chapter.
6-12
Table 6.7.1.1 Control Registers for P0 Port Group
Bit name
Initial
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x0
0x0
0x0
0x0
0x0
0x0
0x0
0x0
Table 6.7.1.2 P0 Port Group Function Assignment
P0yMUX = 0x0
P0yMUX = 0x1
(Function 0)
(Function 1)
Pin
Peripheral
REMO
UPMUX
CLPLS
UPMUX
BZOUT
UPMUX
#BZOUT
UPMUX
SENB0
UPMUX
SENA0
UPMUX
REF0
UPMUX
RFIN0
UPMUX
Seiko Epson Corporation
Reset
R/W
H0
R/W
H0
R
H0
R/W
H0
R/W
H0
R/W
H0
R/W
R
H0
R/W
Cleared by writing 1.
H0
R/W
H0
R/W
R
H0
R/W
R
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
H0
R/W
P0SELy = 1
P0yMUX = 0x2
(Function 2)
Pin
Peripheral
Pin
*1
*1
*1
*1
*1
*1
*1
*1
S1C17W12/W13 TECHNICAL MANUAL
Remarks
P0yMUX = 0x3
(Function 3)
Peripheral
Pin
(Rev. 1.2)

Advertisement

Table of Contents
loading

This manual is also suitable for:

S1c17w13

Table of Contents