Advertisement
3.2.5.6
LVDS Flat Panel signals (Connector X3 - CN8)
The Intel
®
Bay Trail family of SOCs offer only two Digital Display Interfaces for the video, and doesn't offer the support for LVDS interface, which is conversely much
used in many application fields, and is one of the two possible flat-panel interfaces required by the ETX
For this reason, on ETX-A61 there is an eDP-to-LVDS bridge (NXP PTN3460), which allow the implementation of a Dual Channel LVDS, with a maximum supported
resolution of 1920x1200 @ 60Hz (dual channel mode).
Here following the signals related to LVDS management:
LVDS_A0+/LVDS_A0-: LVDS Channel #A differential data pair #0.
LVDS_A1+/LVDS_A1-: LVDS Channel #A differential data pair #1.
LVDS_A2+/LVDS_A2-: LVDS Channel #A differential data pair #2.
LVDS_A3+/LVDS_A3-: LVDS Channel #A differential data pair #3.
LVDS_CLK_A+/LVDS_CLK_A-: LVDS Channel #A differential clock.
LVDS_B0+/LVDS_B0-: LVDS Channel #B differential data pair #0.
LVDS_B1+/LVDS_B1-: LVDS Channel #B differential data pair #1.
LVDS_B2+/LVDS_B2-: LVDS Channel #B differential data pair #2.
LVDS_B3+/LVDS_B3-: LVDS Channel #B differential data pair #3.
LVDS_CLK_B+/LVDS_CLK_B-: LVDS Channel #B differential Clock
BIASON: Analog Dimming, +5V signal, derived from the PWM signal LVDS_BLT_CTRL coming from COM Express module, for direct analogic control of backlights
not supporting PWM.
DIGON: +3.3V_S electrical level Output, Panel Power Enable signal. It can be used to turn On/Off the connected LVDS display.
BLON#: +3.3V_S electrical level Output, Panel Backlight Enable signal. It can be used to turn On/Off the backlight's lamps of connected LVDS display.
LVDS_BLT_CTRL: this signal can be used to adjust the panel backlight brightness in displays supporting Pulse Width Modulated (PWM) regulations.
JILI_DAT: DisplayID DDC Data line for LVDS flat Panel detection. Bidirectional signal, electrical level +3.3V_S with a 2k2Ω pull-up resistor.
JILI_CLK: DisplayID DDC Clock line for LVDS flat Panel detection. Bidirectional signal, electrical level +3.3V_S with a 2k2Ω pull-up resistor.
ETX-A61
ETX-A61 User Manual - Rev. First Edition: 1.0 - Last Edition: 1.2 - Author: S.B. - Reviewed by G.G. Copyright © 2017 SECO S.r.l.
®
specifications.
35
Advertisement
