+12V 2A
12V电源
The functions of each power distribution are shown in the following table:
Power
+5.0V
+1.8V
+3.3V
+1.2V
Part 3.19: ALINX Customized Fan
Because AXU3EG generates a lot of heat when it works normally, we add
a heat sink and fan to the chip on the board to prevent the chip from
overheating. The control of the fan is controlled by the ZYNQ chip. The control
pin is connected to the IO of the BANK43 (AA11). If the IO level output is high,
the MOSFET is turned on and the fan is working. If the IO level output is low,
the fan stops. The fan design on the board is shown in Figure 3-19-1.
55 / 56
ZYNQ Ultrascale + FPGA Board AXU2CG-E User Manual
Figure 3-18-1: Carrier Board Power Schematic
Ethernet, USB2.0, BANK66 of Core Board
Ethernet, USB2.0, SD, DP, CAN, RS485
U38
TPS54620
U40
MP1482
U39
MP1482
Function
USB power supply
BANK65 of Core Board
+5.0V/6A
U35
+1.2V
LDO
+3.3V/2A
+1.8V/2A
www.alinx.com
Need help?
Do you have a question about the ZYNQ UltraScale+ AXU2CG-E and is the answer not in the manual?