Part 2.5: Emmc Flash - Alinx ZYNQ UltraScale+ AXU2CG-E User Manual

Fpga development board
Table of Contents

Advertisement

2-4-1 shows the QSPI Flash in the schematic.
ZYNQ
Ultra
Scale+
Configure chip pin assignments:
Signal Name
MIO0_QSPI0_SCLK
MIO1_QSPI0_IO1
MIO2_QSPI0_IO2
MIO3_QSPI0_IO3
MIO4_QSPI0_IO0
MIO5_QSPI0_SS_B

Part 2.5: eMMC Flash

The ACU2CG core board is equipped with a large-capacity 8GB eMMC
FLASH
chip,
MTFC8GAKAJCN-4M ), it supports the HS-MMC interface of the JEDEC
e-MMC V5.0 standard, and the level supports 1.8V or 3.3V. The data width of
eMMC FLASH and ZYNQ connection is 8bit. Due to the large-capacity and
non-volatile characteristics of eMMC FLASH, it can be used as a large-capacity
storage device in the ZYNQ system, such as storing ARM applications, system
files and other user data files The specific models and related parameters of
eMMC FLASH are shown in Table 2-5-1.
19 / 56
ZYNQ Ultrascale + FPGA Board AXU2CG-E User Manual
U1
BANK
500
QSPI0_D0~QSPI0_D3
Figure 2-4-1: QSPI Flash in the schematic
the
model
is
QSPI0_CS
QSPI0_SCK
Pin Name
PS_MIO0_500
PS_MIO1_500
PS_MIO2_500
PS_MIO3_500
PS_MIO4_500
PS_MIO5_500
FEMDRM008G-58A39
U5
QSPI FLASH
(MT25QU256)
Pin Number
AG15
AG16
AF15
AH15
AH16
AD16
(Compatible
www.alinx.com
with

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ZYNQ UltraScale+ AXU2CG-E and is the answer not in the manual?

Table of Contents