Video Capture Channel X Field 1 Stop Register (Vcxstop1); Video Capture Channel X Field 1 Start Register (Vcxstrt1); Video Capture Channel X Field 1 Start Register (Vcxstrt1) Field Descriptions - Texas Instruments TMS320DM648 User Manual

Video port/vcxo interpolated control (vic) port
Hide thumbs Also See for TMS320DM648:
Table of Contents

Advertisement

Video Capture Registers
Figure 3-23. Video Capture Channel x Field 1 Start Register (VCxSTRT1)
31
28
Reserved
R-0
15
14
12
SSE
Reserved
R/W-1
R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 3-16. Video Capture Channel x Field 1 Start Register (VCxSTRT1) Field Descriptions
(1)
Bit
field
symval
31-28 Reserved
-
27-16 VCYSTART
OF(value)
DEFAULT
15
SSE
OF(value)
DISABLE
DEFAULT
ENABLE
14-12 Reserved
-
11-0
VCXSTART
OF(value)
VCVBLNKP
DEFAULT
(1)
For CSL implementation, use the notation VP_VCxSTRT1_field_symval

3.13.4 Video Capture Channel x Field 1 Stop Register (VCxSTOP1)

The video capture channel x field 1 stop register (VCxSTOP1) defines the end of the field 1-captured
image or the end of the raw data or TCI packet.
In raw capture mode, the horizontal and vertical counters are combined into a single counter that keeps
track of the total number of samples received.
In TCI capture mode, the horizontal and vertical counters are combined into a single data counter that
keeps track of the total number of bytes received. The capture starts when a SYNC byte is detected. The
data counter counts bytes as they are received. The FRMC bit (in VCxSTAT) gets set each time a packet
has been received.
The video capture channel x field 1 stop register (VCxSTOP1) is shown in
Table
3-17.
76
Video Capture Port
27
11
(1)
Value
BT.656 or Y/C Mode
0
Reserved. The reserved bit location is always read as 0. A value written to this
field has no effect.
0-FFFh
Starting line number.
0
Startup synchronization enable bit.
0
Not used.
1
Not used.
0
Reserved. The reserved bit location is always read as 0. A value written to this
field has no effect.
0-FFFh
VCXSTART bits define the
starting pixel number. Must be
an even number (LSB is
treated as 0).
0
VCYSTART
R/W-0
VCXSTART/VCVBLNKP
R/W-0
Description
Raw Data Mode
Not used.
Startup
synchronization is
disabled.
Startup
synchronization is
enabled.
VCVBLNKP bits define Not used.
the minimum CAPEN
inactive time to be
interpreted as a
vertical blanking
period.
Figure 3-24
www.ti.com
16
0
TCI Mode
Not used.
Not used.
Not used.
and described in
SPRUEM1 – May 2007
Submit Documentation Feedback

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tms320dm647

Table of Contents