Video Display Event Register (Vddispevt); Video Display Clipping Register (Vdclip); Video Display Event Register (Vddispevt) Field Descriptions - Texas Instruments TMS320DM648 User Manual

Video port/vcxo interpolated control (vic) port
Hide thumbs Also See for TMS320DM648:
Table of Contents

Advertisement

Video Display Registers

4.12.22 Video Display Event Register (VDDISPEVT)

The video display event register (VDDISPEVT) is programmed with the number of EDMA events to be
generated for display field 1 and field 2.
The video display event register (VDDISPEVET) is shown in
31
28
Reserved
R-0
15
12
Reserved
R-0
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 4-27. Video Display Event Register (VDDISPEVT) Field Descriptions
(1)
Bit
field
symval
31-28 Reserved
-
27-16 DISPEVT2
OF(value)
DEFAULT
15-12 Reserved
-
11-0
DISPEVT1
OF(value)
DEFAULT
(1)
For CSL implementation, use the notation VP_VDDISPEVT_DISPEVTn_symval

4.12.23 Video Display Clipping Register (VDCLIP)

The video display module in the BT.656 and Y/C modes performs programmable clipping. The clipping is
performed as the last step of the video pipeline. It is applied only on the image areas defined by
VDIMGSZn and VDIMGOFFn inside the active video area (blanking values are not clipped).
VDCLIP allows output values to be clamped within the specified values. The default values are the
BT.601-specified peak black level of 16 and peak white level of 235 for luma and the maximum
quantization levels of 16 and 240 for chroma. For 10-bit operation, the clipping is applied to the 8 MSBs of
the value with the 2 LSBs cleared. (For example, a Y value of FF.8h is clipped to EB.0h and a Y value of
0F.4h is clipped to 10.0h.)
The video display clipping register (VDCLIP) is shown in
142
Video Display Port
Figure 4-52. Video Display Event Register (VDDISPEVT)
27
11
(1)
Value
BT.656 and Y/C Mode
0
Reserved. The reserved bit location is always read as 0. A value written to this field
has no effect.
0-FFFh
Specifies the number of EDMA event
sets (YEVT, CbEVT, CrEVT) to be
generated for field 2 output.
0
0
Reserved. The reserved bit location is always read as 0. A value written to this field
has no effect.
0-FFFh
Specifies the number of EDMA event
sets (YEVT, CbEVT, CrEVT) to be
generated for field 1 output.
0
Figure 4-52
and described in
DISPEVT2
R/W-0
DISPEVT1
R/W-0
Description
Raw Data Mode
Specifies the number of EDMA events
(YEVT) to be generated for field 2
output.
Specifies the number of EDMA events
(YEVT) to be generated for field 1
output.
Figure 4-53
and described in
Submit Documentation Feedback
www.ti.com
Table
4-27.
16
0
Table
4-28.
SPRUEM1 – May 2007

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tms320dm647

Table of Contents