References - Xilinx VIODC User Manual

R
error detection CRC values, forms them into an EDH packet, and inserts the packet into the
appropriate place in the video stream. The video stream is encoded for transmission by the
SD-SDI scrambler. Finally, every encoded bit from the scrambler is replicated so that four
identical bits are fed to the RocketIO transmitter's data port for each encoded bit. This
effectively slows the bit rate of the transmitter down to 270 Mb/s.

References

1.
2.
3.
www.BDTIC.com/XILINX
Video Input/Output Daughter Card
UG235 (v1.2.1) October 31, 2007
Xilinx application note XAPP683: Multi-Rate HD/SD-SDI Transmitter Using Virtex-II Pro
RocketIO Multi-Gigabit Transceivers.
Xilinx application note XAPP684: Multi-Rate HD/SD-SDI Receiver Using Virtex-II Pro
RocketIO Multi-Gigabit Transceivers.
Xilinx application note XAPP579: Multi-Rate SDI integration Examples for the Serial
Digital Video Demonstration Board.
www.xilinx.com
References
49