Confidential
Until : Indefinite
1.2.2 AC Characteristics
1.2.2.1 AC Characteristics of VD / HD and MCLK
Input signal for HD and VD pin has limitations of timing. The timings of HD and VD are the follows.
Active edge of VD and HD can be changed by the register setting.
VD: Vertical synchronous signal
HD: Horizontal synchronous signal
■
VD pulse specifications
VD
rising edge
standard
falling edge
standard
Figure 1.2.2.1-1 Definition of VD pulse input timing specifications
HD pulse specifications
■
HD
rising edge
standard
falling edge
standard
Figure 1.2.2.1-2 Definition of HD pulse input timing specifications
Table 1.2.2 AC characteristics of VD and HD signal (Reference design)
Parameter
VD "H"period
HD "H"period
Vcycle : Scan cycle of vertical synchronous signal
Hcycle : Scan cycle of horizontal synchronous signal
2015/10/01
Enactment
Revision
Specifications
Tvdh
Vcycle
Thdh
Hcycle
Symbol
Min.
Tvdh
10T
Thdh
10T
Max.
Vcycle-10T
Hcycle-10T
Generalplus Technology Inc.
Panasonic Semiconductor Solutions Co., Ltd.
MN34120PAJ
Total Page
Page
13
96
50%
50%
50%
50%
Unit
MCLK
MCLK