Getac 9270D Service Manual page 21

Table of Contents

Advertisement

PCI Interface
The Ibex Peak PCI interface provides a 33 MHz, Revision 2.3 implementation. The Ibex Peak integrates a PCI
arbiter that supports up to four external PCI bus masters in addition to the internal Ibex Peak requests. This allows
for combinations of up to four PCI down devices and PCI slots.
Low Pin Count (LPC) Interface
The Ibex Peak implements an LPC Interface as described in the LPC 1.1 Specification. The Low Pin Count (LPC)
bridge function of the Ibex Peak resides in PCI Device 31:Function 0. In addition to the LPC bridge interface
function, D31:F0 contains other functional units including DMA, interrupt controllers, timers, power management,
system management, GPIO, and RTC.
Serial Peripheral Interface (SPI)
The Ibex Peak implements an SPI Interface as an alternative interface for the BIOS flash device. An SPI flash
device can be used as a replacement for the FWH, and is required to support Gigabit Ethernet, Intel® Active
Management Technology and integrated Intel® Quiet System Technology. The Ibex Peak supports up to two SPI
flash devices with speed up to 33 MHz utilizing two chip select pins.
Universal Serial Bus (USB) Controllers
The Ibex Peak contains up to two Enhanced Host Controller Interface (EHCI) host controllers that support USB
high-speed signaling. High-speed USB 2.0 allows data transfers up to 480 Mb/s which is 40 times faster than full-
speed USB. The Ibex Peak also contains up to seven Universal Host Controller Interface (UHCI) controllers that
support USB full-speed and low-speed signaling.

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents