Table of Contents
Advertisement
Example user memory map
0x0FFF_FFFF
0x0C00_0000
0x0BFF_FFFF
0x0800_0000
0x07FF_FFFF
0x0400_0000
0x03FF_FFFF
0x0000_0000
100765_0000_04_en
The following figure shows an example user memory map.
SMBM_nE[4:1]=0x7
SMBM_nE[4:1]=0xB
SMBM_nE[4:1]=0xD
SMBM_nE[4:1]=0xE
MCC memory
The example memory map shows the mapping when the six user bits have the following values
for each Chip‑Select:
•
CS0:
— The image in the FPGA generates internal AHB address bits[31:26] =
gives a base address of
•
CS1:
— The image in the FPGA generates internal AHB address bits[31:26] =
gives a base address of
•
CS2:
— The image in the FPGA generates internal AHB address bits[31:26] =
gives a base address of
•
CS3:
— The image in the FPGA generates internal AHB address bits[31:26] =
gives a base address of
The variable IMAGE0ADDRESS in the
in the MCC memory. In this example, setting IMAGE0ADDRESS to
address of
in the FPGA user memory. The firmware sets SMBM_nE[4:1] to
0x0D000000
select Chip‑Select 1 which maps to the correct area of user memory.
Copyright © 2017–2020 Arm Limited or its affiliates. All rights
Chip-Select 3-64MB
Chip-Select 2-64MB
Chip-Select 1-64MB
Chip-Select 0-64MB
FPGA user memory map
Figure 2-12 Example user memory map
.
0x00000000
.
0x0C000000
.
0x30000000
.
0xC0000000
configuration file defines the base address
images.txt
reserved.
Non-Confidential
2 Hardware description
2.7 MCC-SMC interface
0xFFFF_FFFF
0xC3FF_FFFF
0xC000_0000
0x33FF_FFFF
0x3000_0000
0x0FFF_FFFF
0x0C00_0000
0x03FF_FFFF
0x0000_0000
which
0b000000
which
0b000011
which
0b001100
which
0b110000
selects a base
0x05000000
to
0xD
2-33
Advertisement
Table of Contents
