Clocks - ARM MPS3 Technical Reference Manual

Fpga prototyping board
Hide thumbs Also See for MPS3:
Table of Contents

Advertisement

2.3

Clocks

The MPS3 board provides fixed and programmable clocks to drive the FPGA and board interfaces.
The following figure shows a functional overview of the clock systems of the MPS3 board. In this figure,
the image implements OSC4 as the audio clock and OSC5 as the HDLCD clock.
OSC
8MHZ
Fixed
32.768kHz
32kHz
MICTOR
Cortex
The Motherboard Configuration Controller (MCC) configures the programmable OSCs at powerup
using the default values, which are defined in the MPS3 board configuration application note
100765_0000_04_en
Fixed
24MHz
OSC1
OSC2
OSC3
OSC3A
Clock
generators
OSC4
OSC0
Configuration
OSC5
MCC Main
SMBM_CLK
Input Clock
MCC
CFG_CLK
RTC
TCK
MPS3 FPGA Prototyping Board
Copyright © 2017–2020 Arm Limited or its affiliates. All rights
reserved.
Non-Confidential
24MHZ
USB 2.0
12MHz
controller
Audio
CODEC
Ethernet
25MHz
controller
HDMI
controller
25MHz
OSC6
100MHz
DDR4
DDR CLK
Figure 2-3 Overview of MPS3 board clocks
2 Hardware description
2.3 Clocks
PLLs
Timer clock
CLK100HZ
UART
OSCCLK[1]
OSCCLK[2]
OSCCLK[3]
Audio
OSCCLK[4]
FPGA
HDLCD
OSCCLK[5]
SMB
SCC
DDR PHY
CoreSight
.txt
file in
2-23

Advertisement

Table of Contents
loading

Table of Contents