Control Relay - IDEC FC5A-F2M2 User Manual

Example 4: Program control mode is selected in two PID modules
Module Type
FC5A-F2MR2/FC5A-F2M2
FC5A-F2MR2/FC5A-F2M2
PID Module
FC5A-F2MR2/FC5A-F2M2
FC5A-F2MR2/FC5A-F2M2

Control Relay

The PID module occupies a maximum of 32 internal relays (minimum 8 internal relays) per module. The
occupied number of internal relays varies between the fixed value control mode and program control mode.
When both CH0 and CH1 are in fixed value control mode, 8 internal relays are occupied. When either CH0 or
CH1 is in program control mode, 32 internal relays are occupied.
Internal Relay Allocation
When both CH0 and CH1 are in fixed value control mode, the following 8 internal relays are allocated:
Offset from the
Control Relay
+0
+1
+2
+3
+4
+5
+6
+7
When either CH0 or CH1 is in program control mode, the following 32 internal relays are allocated:
Offset from the
Control Relay
+0
+1
+2
+3
+4
+5
+6
+7
+8
+9
+10
+11
+12
+13
+14
+15
+16
+17
+18
+19
+20
+21
+22
+23
+24
+25
+26
FC5A MicroSmart PID Module User's Manual FC9Y-B1283
Phone: 800.894.0412 - Fax: 888.723.4773 - Web: www.clrwtr.com - Email: info@clrwtr.com
Type No.
CH0
Program control mode
Program control mode
Fixed value control mode
Fixed value control mode
Description
Reading all parameters (PID module → CPU module data registers)
Loading initial values (CPU module ROM → data registers)
Writing all parameters (CPU module data registers → PID module)
Block 2 (CH0 basic parameters) writing
Block 3 (CH1 basic parameters) writing
Block 4 (CH0 initial setting parameters) writing
Block 5 (CH1 initial setting parameters) writing
Reserved
Description
Reading all parameters (PID module → CPU module data register)
Loading initial values (CPU module ROM → Data register)
Writing all parameters (CPU module data register → PID module)
Block 2 (CH0 basic parameters) writing
Block 3 (CH1 basic parameters) writing
Block 4 (CH0 initial setting parameters) writing
Block 5 (CH1 initial setting parameters) writing
Reserved
Block 10 (CH0 Step 0) writing
Block 11 (CH0 Step 1) writing
Block 12 (CH0 Step 2) writing
Block 13 (CH0 Step 3) writing
Block 14 (CH0 Step 4) writing
Block 15 (CH0 Step 5) writing
Block 16 (CH0 Step 6) writing
Block 17 (CH0 Step 7) writing
Block 18 (CH0 Step 8) writing
Block 19 (CH0 Step 9) writing
Block 30 (CH1 Step 0) writing
Block 31 (CH1 Step 1) writing
Block 32 (CH1 Step 2) writing
Block 33 (CH1 Step 3) writing
Block 34 (CH1 Step 4) writing
Block 35 (CH1 Step 5) writing
Block 36 (CH1 Step 6) writing
Block 37 (CH1 Step 7) writing
Block 38 (CH1 Step 8) writing
D A
EVICE LLOCATION OF
Control Mode
CH1
Fixed value control mode
Program control mode
Fixed value control mode
Fixed value control mode
Total
PID M
ODULE
Occupied
Data Register
(Word)
590
590
190
190
1560
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
5-3