Table of Contents
Advertisement
S1R72104 Technical Manual
7.3.6 SCSI Mode Select1 (SCSIMODE1) R/W
Makes the operational settings related to SCSI interface.
7
6
5
STPPE
ATNPE
STATN
BIT7 STOP BY PARITY ERROR
HIGH of this bit suspends a SCSI control command under execution if a parity error was detected on SCSI interface.
BIT6 ATN ASSERT BY PARITY ERROR
HIGH of this bit makes ATN asserted against a target device if a parity error was detected on SCSI interface. Any
setting of this bit is invalid if SCSI parity check is disabled.
This bit is valid only in Initiator mode.
BIT5 STOP BY ATN ASSERT
HIGH of this bit suspends a SCSI control command under execution if ATN asserted was detected.
This bit is valid only in Target mode.
BIT4 AUTO SEND STATUS/MESSAGE
HIGH of this bit puts SCSI control command "Status_Message" into Automatic Transmission mode. In this mode,
FLAG and LINK bits of SCSI command block which have been received are checked; Status 00h(GOOD) and
message 00h(COMMAND COMPLETE), status 10h(INTERMEDIATE GOOD) and message 0Ah(LINKED
COMMAND COMPLETE), and status 10h(INTERMEDIATE GOOD) and message 0Bh(LINKED COMMAND
COMPLETE WITH FLAG) are sent automatically if LINK bit is LOW, LINK bit is HIGH and FLAG bit is LOW, and
LINK and FLAG bits are both HIGH, respectively.
BIT3 RESELECTION INHIBIT
HIGH of this bit disables response to re-selection.
BIT2 SELECTION INHIBIT
HIGH of this bit disables response to selection.
BIT1 SCSI DIRECT ACCESS ENABLE
HIGH of this bit allows direct control of SCSI signal lines from CPU by using SCSI data register and SCSI control
register. Also, it is possible always to monitor the status of the signal lines irrespective of the status of this bit.
BIT0 SCSI PARITY CHECK ENABLE
HIGH of this bit causes parity check of SCSI data bus during the selection phase (when itself is selected) and when
data is input through SCSI.
7.3.7 SCSI Control (SCSICTL) R/W
This register is accessed when CPU controls SCSI signal lines directly.
For such direct control, DIRECT (bit 1) must be set in the mode setting register (0Ah).
The status of each signal is stored as "active HIGH".
7
6
5
ACK
ATN
SEL
14
4
3
2
AUTO
RINH
SINH
4
3
2
BSY
REQ
MSG
1
0
0Ah
DIRECT
SPCEN
SCSI PARITY CHECK ENABLE
SCSI DIRECT ACCESS ENABLE
SELECTION INHIBIT
RESELECTION INHIBIT
AUTO SEND STATUS/MESSAGE
STOP BY ATN ASSERT
ATN ASSERT BY PARITY ERROR
STOP BY PARITY ERROR
1
0
0Bh
I/O
C/D
SCSI C/D
SCSI I/O
SCSI MSG
SCSI REQ
SCSI BSY
SCSI SEL
SCSI ATN
SCSI ACK
EPSON
Rev.1.1
Advertisement
Table of Contents
