Clear Cmos Button; Lvds Panel Resolution Selection; Figure 4-3: Clear Cmos Button Location; Table 4-2: Clear Cmos Button Settings - IEI Technology NANO-KBN-i1 User Manual

Epic sbc s upports amd embedded g-series soc with vga/hdmi/lvds, dual pcie gbe, usb 3.0, pcie mini, sata 6gb/s , msata, com, iris-1010, hd audio and rohs
Hide thumbs Also See for NANO-KBN-i1:
Table of Contents

Advertisement

4.4.1 Cle a r CMOS Bu tto n
CN La b e l:
CN Typ e :
CN Lo c a tio n :
CN S e ttin g s :
If the NANO-KBN-i1 fails to boot due to improper BIOS settings, use the button to clear the
CMOS data and reset the system BIOS information.
The clear CMOS button settings are shown in Table 4-2.
Setting
Open
Push

Table 4-2: Clear CMOS Button Settings

The location of the clear CMOS button is shown in Figure 4-3.

Figure 4-3: Clear CMOS Button Location

4.4.2 LVDS P a n e l Re s o lu tio n S e le c tio n
J u m p e r La b e l:
J u m p e r Typ e :
P a g e 52
J _CMOS 1
button
See Figure 4-3
See Table 4-2
Description
Normal Operation
Default
Clear CMOS Setup
S W1
DIP switch
NANO-KBN-i1

Advertisement

Table of Contents
loading

Table of Contents