Eaton EMR-4000 Installation, Operation And Maintenance Manual page 989

Name
Logic.LE62.Out
Logic.LE62.Out inverted
Logic.LE62.Gate In1-I
Logic.LE62.Gate In2-I
Logic.LE62.Gate In3-I
Logic.LE62.Gate In4-I
Logic.LE62.Reset Latch-I
Logic.LE63.Gate Out
Logic.LE63.Timer Out
Logic.LE63.Out
Logic.LE63.Out inverted
Logic.LE63.Gate In1-I
Logic.LE63.Gate In2-I
Logic.LE63.Gate In3-I
Logic.LE63.Gate In4-I
Logic.LE63.Reset Latch-I
Logic.LE64.Gate Out
Logic.LE64.Timer Out
Logic.LE64.Out
Logic.LE64.Out inverted
Logic.LE64.Gate In1-I
Logic.LE64.Gate In2-I
Logic.LE64.Gate In3-I
Logic.LE64.Gate In4-I
Logic.LE64.Reset Latch-I
Logic.LE65.Gate Out
Logic.LE65.Timer Out
Logic.LE65.Out
Logic.LE65.Out inverted
Logic.LE65.Gate In1-I
Logic.LE65.Gate In2-I
Logic.LE65.Gate In3-I
Logic.LE65.Gate In4-I
Logic.LE65.Reset Latch-I
Logic.LE66.Gate Out
Logic.LE66.Timer Out
Logic.LE66.Out
Description
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
www.eaton.com
EMR-4000 IM02602009E
989