Eaton EMR-4000 Installation, Operation And Maintenance Manual page 975

Name
Logic.LE4.Gate In3-I
Logic.LE4.Gate In4-I
Logic.LE4.Reset Latch-I
Logic.LE5.Gate Out
Logic.LE5.Timer Out
Logic.LE5.Out
Logic.LE5.Out inverted
Logic.LE5.Gate In1-I
Logic.LE5.Gate In2-I
Logic.LE5.Gate In3-I
Logic.LE5.Gate In4-I
Logic.LE5.Reset Latch-I
Logic.LE6.Gate Out
Logic.LE6.Timer Out
Logic.LE6.Out
Logic.LE6.Out inverted
Logic.LE6.Gate In1-I
Logic.LE6.Gate In2-I
Logic.LE6.Gate In3-I
Logic.LE6.Gate In4-I
Logic.LE6.Reset Latch-I
Logic.LE7.Gate Out
Logic.LE7.Timer Out
Logic.LE7.Out
Logic.LE7.Out inverted
Logic.LE7.Gate In1-I
Logic.LE7.Gate In2-I
Logic.LE7.Gate In3-I
Logic.LE7.Gate In4-I
Logic.LE7.Reset Latch-I
Logic.LE8.Gate Out
Logic.LE8.Timer Out
Logic.LE8.Out
Logic.LE8.Out inverted
Logic.LE8.Gate In1-I
Logic.LE8.Gate In2-I
Logic.LE8.Gate In3-I
Description
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Reset Signal for the Latching
Signal: Output of the logic gate
Signal: Timer Output
Signal: Latched Output (Q)
Signal: Negated Latched Output (Q NOT)
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
State of the module input: Assignment of the Input Signal
www.eaton.com
EMR-4000 IM02602009E
975