Intel SL3QA - Pentium III 550 MHz Processor Specification page 37

Specification update
Table of Contents

Advertisement

Identification Information
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
Component Marking Information
®
Pentium
III Processor and Boxed Pentium
Dynamic Mark Area
FPO - Serial # Country
Specification Update
The "E" and "B" designators distinguish between Pentium® III processors with the
same
core
frequency
implementations.
The "E" and "B" designators distinguish between Pentium® III processors with the
same
core
frequency
implementations.
B = 133 MHz System Bus
E = Processors with "Advanced Transfer Cache" (CPUID 068x and greater only if a
frequency overlap exists)
If, for a given core frequency, Pentium III processors are only available with one
system bus frequency and one cache implementation, the above designators will not be
used (e.g., not all processors with "Advanced Transfer Cache" will have the "E"
designation).
Speeds will be marked as MHz up to but not including 1GHz. Speeds 1GHz and above
will have the GHz marking.
Vcc = 1.80V. Tj = 60 C for this 1.13 GHz processor with CPUID 0686.
Tj = 80 C, Vcc = 1.70v.
Vcc = 1.65V.
Vcc = 1.70V for these cCX core steppings. Tj = 70 C for 1.0 GHz. Tj = 75 C for 933
MHz.
This SL4WM S-spec part has a VID request of 1.70V, however the processor should be
supplied 1.76V at the PGA Vcc pins. See Pentium® III datasheet for further
information.
Vcc=1.75V for cD0 Core Stepping (CPUID 068Ah). Tj=77 C for 933MHz and Tj=75 C
1GHz. Tj=80 C for 866MHz to 700MHz.
This processor is valid for low voltage system bus operation at 1.25V AGTL and normal
1.5V AGTL+ signal levels. This processor is also DP capable at the 1.25V AGTL system
bus level. This processor will auto detect differential or single ended clocking.
Vcc=1.75V for cD0 Core Stepping (CPUID 068Ah). Tcase=64 C for 1GHz. Tcase = 67
C for 1.13GHz. This package exists as an FC-PGA2 with Integrated Heat Spreader
(IHS).
These parts are intended for server design applications.
Tualatin LV DP 1.15V, non SpeedStep enabled
500/512/100/2.0V
FFFFFFFF-NNNN XXXXX
of Assy
i
but
different
system
but
different
system
®
III Processor Markings
Speed / Cache / Bus / Voltage
S1
©'98
SYYYY
m
bus
frequencies
and/or
bus
frequencies
and/or
2-D Matrix Mark
UL Identifier
S-Spec
cache
cache
37

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents