HP 3562A Service Manual page 481

Dynamic signal analyzer
Hide thumbs Also See for 3562A:
Table of Contents

Advertisement

MOD E L 3562A
Hlex Error
Code
OC
Timer and I nterrupt Test
OD
Timer and I nterrupt
Test
OE
Timer and I nterrupt Test
OF
H P-I S Test
C. CPU Global Bus Interface Test
1 .
Press the l i ne switch off.
2.
Remove the fol lowing assem b l i es:
AS D igital F i lter
A7 Fl oati ng Point Processor
A8 G l obal RAM/D isplay
A9 Fast Fou rier Processor
3 .
P ress the l i n e switch o n .
4.
Put A2J8, A2J 1 2 , A2J 1 3, and A2 J1 7 i n test (T) pos ition.
5 .
Repeatedly press the reset switch S 1 w h i l e checking f o r T T L levels o f the global b u s
d rivers, l atches, a n d control s u b b l ocks.
D. HP-IB Test
1 .
To test the H P-I B subblock press the H P 3562A keys as fol lows:
SPCL
FCTN
2 . I f this test passes, a l l signal paths and the pass th rou gh registers (A2 U1 1 2, A2 U1 1 3)
are a l l right.
Table A2-1
System CPu/HPIS Diagnostics cont.
Test Description
U n expected timer i nterrupt
T imer i nterrupt fai l ure
Timer F a i l u re
H P-I S Fai l u re
. . . . . . . S E RV I C
T E S T
Hex Code Explanation
. . . . . . . T E ST
PROC
. . . . . . . T E ST
C P U
S E RV I C E
Most likely
Failure
A2 U500, U41 3
A2 U500, U41 3,
A2 U1 00
A2 U41 3
H P I S s u bb lock
H P-I B
D I AG
8-31

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents