User Input-Output Components; User-Defined Pushbuttons - Intel Stratix 10 GX User Manual

Hide thumbs Also See for Stratix 10 GX:
Table of Contents

Advertisement

4 Board Components
MAX V Reset Pushbutton
This pushbutton is the development board's Master Reset. This pushbuttton is
connected to the MAX V CPLD (
When this button is pressed, the MAX V CPLD initiates a reloading of the stored image
from flash memory using AvST configuration mode. The image that is reloaded
depends on the
CPU Reset Pushbutton
This pushbutton is the Nios II CPU Reset. This button is connected to a Intel Stratix 10
GX FPGA global signal input pin and can be used by Nios II implementations as a
dedicated CPU Reset button. This button is also connected to the MAX V CPLD so that
the FPGA device can be reset right after its configuration with AvST mode.

4.7 User Input-Output Components

This section describes the user I/O interface to the FPGA. The following I/O elements
are described:

User-defined pushbuttons

User-defined DIP switches
User-defined LEDs
Character LCD
4.7.1 User-Defined Pushbuttons
The development kit includes 8 user-defined pushbuttons and 4 system pushbuttons
that allow you to interact with the Intel Stratix 10 GX FPGA. When you press and hold
down the pushbutton, the device pin is set to logic 0; when you release the
pushbutton, the device pin is set to logic 1. There is no board-specific function for
these general user pushbuttons.
The table below lists the pushbuttons, schematic signal names and their corresponding
Intel Stratix 10 GX FPGA device pin numbers.
Table 8.
User-Defined Pushbuttons
Board Reference
S2
S3
S4
S5
S6
S7
S8
S9
S10
MAX_RESETn
setting.
PGMSEL
Schematic Signal Name
USER_PB0
USER_PB1
USER_PB2
USER_PB3
USER_PB4
USER_PB5
USER_PB6
USER_PB7
PGM_SEL
®
®
Intel
Stratix
pin) that is used for AvST configuration.
Description
User pushbutton
User pushbutton
User pushbutton
User pushbutton
User pushbutton
User pushbutton
User pushbutton
User pushbutton
System pushbutton
10 GX Transceiver Signal Integrity Development Kit User Guide
Intel Stratix 10 Device
Pin Number
BG17
BE17
BH18
BJ19
BF17
BH17
BJ18
BJ20
N/A
continued...
29

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents