Intel BX80562Q6600 - Core 2 Quad 2.4 GHz Processor Specification page 14

Intel core 2 extreme quadcore processor qx6000δ sequence and intel core 2 quad processor q6000δ sequence; on 65 nm process in the 775-land lga package supporting intel 64 architecture and intel virtualization technology, specification update
Hide thumbs Also See for BX80562Q6600 - Core 2 Quad 2.4 GHz Processor:
Table of Contents

Advertisement

NO
B3
AK68
X
AK69
X
AK70
X
AK71
X
AK72
X
AK73
X
AK74
X
AK75
X
AK76
X
AK77
X
AK78
X
AK79
X
AK80
X
AK81
X
AK82
X
AK83
X
AK84
X
AK85
X
AK86
X
AK87
X
14
G0
Plan
ERRATA
Performance Monitoring Event FP_ASSIST May Not be
X
No Fix
Accurate
CPL-Qualified BTS May Report Incorrect Branch-From
Fixed
Instruction Address
PEBS Does Not Always Differentiate Between CPL-Qualified
Fixed
Events
X
No Fix
PMI May Be Delayed to Next PEBS Event
PEBS Buffer Overflow Status Will Not be Indicated Unless
Fixed
IA32_DEBUGCTL[12] is Set
The BS Flag in DR6 May be Set for Non-Single-Step #DB
X
No Fix
Exception
An Asynchronous MCE During a Far Transfer May Corrupt
X
No Fix
ESP
In Single-Stepping on Branches Mode, the BS Bit in the
Fixed
Pending-Debug-Exceptions Field of the Guest State Area will
be Incorrectly Set by VM Exit on a MOV to CR8 Instruction
B0-B3 Bits in DR6 May Not be Properly Cleared After Code
X
No Fix
Breakpoint
BTM/BTS Branch-From Instruction Address May be Incorrect
X
No Fix
for Software Interrupts
Last Branch Records (LBR) Updates May be Incorrect After a
X
No Fix
Task Switch
REP Store Instructions in a Specific Situation may cause the
Fixed
Processor to Hang
Performance Monitoring Events for L1 and L2 Miss May Not
X
No Fix
be Accurate
Store to WT Memory Data May be Seen in Wrong Order by
X
No Fix
Two Subsequent Loads
A MOV Instruction from CR8 Register with 16 Bit Operand
X
No Fix
Size Will Leave Bits 63:16 of the Destination Register
Unmodified
CPUID Reports Architectural Performance Monitoring Version
Fixed
2 is Supported, When Only Version 1 Capabilities are
Available
Single Step Interrupts with Floating Point Exception Pending
X
No Fix
May Be Mishandled
Non-Temporal Data Store May be Observed in Wrong
X
No Fix
Program Order
Performance Monitor SSE Retired Instructions May Return
X
No Fix
Incorrect Values
Fault on ENTER Instruction May Result in Unexpected Values
X
No Fix
on Stack Frame
Intel
Sequence and Intel
Summary Tables of Changes
®
Core™2 Extreme Quad-Core Processor QX6000
®
Core™2 Quad Processor Q6000
Δ
Δ
Sequence
Specification Update

Advertisement

Table of Contents
loading

Table of Contents