Management Engine; Table 6. Ioh24D Pci Express* Bus Segments - Intel S5500WB12V Specification

Product specification
Table of Contents

Advertisement

Intel® Server Board S5500WB TPS
PCI Bus Segment
Width
Port 0
x4
ICH10R
PE1, PE2
x4
®
Intel
5500 Chipset
IOH PCI Express*
PE3,
X4
®
Intel
5500 Chipset
IOH PCI Express*
PE7, PE8
x8
®
Intel
5500 Chipset
IOH PCI Express*
PE9, PE10
x8
®
Intel
5500 Chipset
IOH PCI Express*
3.5.1.1
Direct Cache Access (DCA)
The DCA mechanism is a system-level protocol in a multi-processor system to improve I/O
network performance by providing higher system performance. It is designed to minimize cache
misses when a demand read is executed. This is accomplished by placing the data from the I/O
devices directly into the CPU cache through hints to the processor to perform a data pre-fetch
and install it in its local caches. The Intel
Direct Cache Access (DCA). You enable or disable DCA in the BIOS processor setup menu.
3.5.1.2
Intel
Virtualization Technology for Directed I/O (Intel
®
®
The Intel
Virtualization Technology is designed to support multiple software environments
sharing the same hardware resources. Each software environment may consist of an operating
system and applications. You can enable or disable the Intel
BIOS setup. The default behavior is disabled.
Note: If the setup options are changed to enable or disable the Virtualization Technology
setting in the processor, the user must perform an AC power cycle for the changes to take
effect.
®
The Intel
5500 Chipset IOH supports DMA remapping from inbound PCI Express* memory
Guest Physical Address (GPA) to Host Physical Address (HPA). PCI Express* devices are
directly assigned to a virtual machine leading to a robust and efficient virtualization.
3.6

Management Engine

The Management Engine (ME) is an embedded ARC controller within the IOH. The IOH ME
performs manageability functions called Intel
Baseboard Management Controller (BMC).
Revision 1.9

Table 6. IOH24D PCI Express* Bus Segments

Speed
Type
10 Gb/s
PCI Express*
Gen1
10 Gb/s
PCI Express*
Gen1
20 Gb/S
PCI Express*
Gen2
40 Gb/S
PCI Express*
Gen2
40 Gb/S
PCI Express*
Gen2
®
5500 series and 5600 series processor supports
®
Intel order number E53971-008
x4 PCI Express* Gen1 throughput to the ICH10R
southbridge
x4 PCI Express* Gen1 throughput to an onboard NIC.
X4 PCI Express* Gen2 throughput to slot 1.
x8 PCI Express* Gen2 throughput to the slot 6 riser .
x4 PCI Express* Gen2 throughput to each of the two
®
Intel
I/O Expansion Module connectors.
VT-d)
®
®
Virtualization Technology in the
Server Platform Services (SPS) for the discrete
Functional Architecture
PCI I/O Card Slots
27

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

S5500wbrS5500wb

Table of Contents