Omron CP1L CPU UNIT - 06-2007 Operation Manual page 374

Cp1l cpu unit
Table of Contents

Advertisement

Quick-response Inputs
Bit Allocation for
Quick-Response
Inputs
CPU Units with 14 I/O
Points
CPU Units with 20 I/O
Points
Upper Terminal Block
(CPU Unit with
AC Power Supply))
The following diagrams show the input bits and terminals that can be used for
quick-response inputs in each CPU Unit.
The 4 input bits CIO 0.04 to CIO 0.07 can be used as quick-response inputs.
Upper Terminal Block
((CPU Unit with
AC Power Supply)
L1
L2/N COM
01
03
00
02
CIO 0 inputs
The 6 input bits CIO 0.04 to CIO 0.09 can be used as quick-response inputs.
Quick-response input 3
Quick-response input 1
L1
L2/N COM
01
00
02
Quick-response input 0
Quick-response input 2
Quick-response input 1
Quick-response input 3
05
07
NC
NC
04
06
NC
NC
Quick-response input 2
Quick-response input 0
Quick-response input 5
03
05
07
09
11
04
06
08
10
Quick-response input 4
Section 6-2
341

Advertisement

Table of Contents
loading

Table of Contents